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ABSTRACT
Electrostatic Discharges (ESD) are one of the main reliability threats in modern electronics.
Design, implementation, and characterization of ESD and transient protection of these modern
electronics are increasingly challenging due to the process, packaging and cost constraints.
Growing communication between ‘objects’ to be sensed and controlled remotely is creating
opportunities for greater integration with computer systems, resulting in improved efficiency,
accuracy and economic benefits across existing and emerging network infrastructures. This
tendency is driving an expansion in data communication as well as industrial applications
environment. To keep up with the interconnectivity expansion, the industry requires new devices
to support more effectively high speed signals processing over long distances and be able to
reliably operate in harsh and noisy environments. Electrical over-stress transients caused by ESD
or switching of inductive loads can corrupt data transmission and damage bus transceivers unless
effective measures are taken to address the impact of such high energy transient stress conditions.
Today’s industry specifications for integrated circuits require 1kV HBM on all pins, but selected
pins with direct contact to the external environment must comply with levels as high as 8kV for
IEC 61000-4-2 and ISO 10605 standards. The rapid evolution of the handheld and mobile device
market segment, dramatic increase of electronic content in automotive products, and substantial
progress in industrial and medical applications created a new need for on-chip protection against
system level ESD stresses.
This PhD work investigates the impact of system-level type of ESD stress on components.
Firstly, correlation factors between different ESD pulse types for different BEOL metal line
topologies have been studied to support system level on-chip ESD design. The component level
iii

(HMM, HBM and TLP on wafer) and system level (IEC gun contact on package) ESD stresses
were correlated followed by extraction of correlation factors between the IEC/HMM and TLP, as
well as the HBM and TLP supported by analytical approximation. The major conclusions were
verified using the thermal coupled mixed-mode simulations analysis. Secondly, operation of
NLDMOS-SCR devices under the HMM and IEC air gap electrostatic discharge (ESD) stresses
has been studied based on both the pulsed measurements and mixed-mode simulations. Under the
IEC air gap testing, the devices are found to suffer the non-uniform multi-finger turn-on behavior
and hence a relatively low passing level, while both the IEC contact and HMM stresses do not give
rise to such an adversary effect and result in a considerably higher passing level. It is further shown
that the non-uniform multi-finger turn-on effect depends on the stress pulse rise time. Such a
dependency has also been examined and verified using the transmission line pulsing (TLP)
technique with rise times ranging from 10 to 40ns.
In the last section, a new silicon-controlled rectifier (SCR) fabricated in a 30 V mixedsignal CDMOS (CMOS/DMOS) technology is presented. This device allows for robust EMI
(electromagnetic interference) and ESD (electrostatic discharge) protection solution for high speed
industrial interface applications operating in variable voltage swing range from -7V to +12V. This
new SCR has reduced overshoot voltage and leakage current when electrically stressed under
different pulse widths and temperatures. Analysis of the device physics is complemented via
numerical TCAD mixed-mode simulations. A 200 x 200 µm2 device designed in an annular
configuration achieved > ± 8 kV IEC robustness by handling > ± 20 Amp of TLP current while
clamping the voltage to ±3V within 2-nsec.
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CHAPTER 1
1.1

INTRODUCTION

ESD Phenomena and Failure

Electrostatic discharge (ESD) is the sudden flow of electricity between two electrically
charged objects caused by contact, an electrical short, or dielectric breakdown. The phenomenon
of electrostatic discharge (ESD) is the shock caused by touching a doorknob in a dry winter. The
spark causing the shock is the result of ionization of the air gap between the charged human body
and the doorknob. In semiconductor industry, the ESD can happen on the integrated circuits and
the semiconductor devices. As the integrated circuits become more and more small and complex,
the ESD destruction become more apparent. In order for ICs to be accepted by customers and
market, certain ESD tests are needed to qualify the robustness. These tests are defined in different
standards on the component level and system level, depending upon standalone or integrated into
a system. Together with EOS, they are responsible for about 37% of customer returns. ESD stresses
cause damages throughout the entire product life cycle, from silicon fabrication, metal and
interconnection to packaging and customer applications. If the protection against ESD is not
properly designed, the soft or hard damages could easily happen on the products. Over the years,
10% to 90% of the total failure models are reported to be result from the ESD event.
There are two categories of failure mechanisms subject to ESD stresses: high voltage
induced oxide and junction breakdown, and high current induced materials overheat or bourn-out.
The high voltage induced failure always developed across the dielectric and junctions. The
dielectric includes the gate oxide, which is the most vulnerable one due to the thinness. Sharp
corners in the layout results in higher electric filed which will cause failures under ESD stress. The
1

heat generated from the high current density is the main reason causing the thermal damages.
Silicon has a negative resistance relationship with temperature coefficient. When the high current
density conducted through the device, it will increase the lattice temperature, which will results in
a lower resistance and increase the current density to the maximum allowance, and cause the
thermal damages. Fig 1-1 (a) shows the high current induced thermal damage on the drain junction,
and Fig 1-1 (b) presents the high voltage induced failure on the metal-oxide-metal capacitor [1].

(a)

(b)
Figure 1-1 Failure analysis pictures in the ESD event
2

1.2

ESD Standards and Models

To meet the reliability requirements of ESD protection and ensure its effectiveness in the
“real world”, several different models have been defined to characterize the electronic components
and integrated circuits. There are three models and a most widely used international standard,
Human Body Model (HBM), Charged Device Model (CDM), Human Metal Model (HMM) and
IEC 61000-4-2. Each model has its equivalent RLC circuit to emulate the ESD events. Different
stresses are typically described by the rise time, duration, peak current and currents at different
time spot.

1.2.1 HBM model
HBM represents the charged human body transfer the charge to a semiconductor device
through normal operations. The standard HBM required passing level is about 2kV, although 1kV
are expected on component due to the improvement of ESD control in modern industry. HBM is
the most commonly used model. During the normal operations, human body can be charged with
electrical energy and transfer that charges to a semiconductor device.
Figure 1-2 represents the HBM schematics, where the CHBM = 100pF and RHBM = 1.5kΩ
are used to replicate a charged human body. Figure 1-3 shows the typical rise time of HBM is
about 10ns and the duration is about 150ns. The peak current is 0.67 A/kV.

3

A

B
R=1.5kΩ

VESD

C=100pF

DUT

Current

Figure 1-2 Equivalent HBM schematics

Duration = 130ns -170ns

Tr=2 to 10ns
Time

Figure 1-3 HBM current waveform

1.2.2 CDM Model

The charge device model (CDM) was used to simulate the charged packaged ICs
discharging into a low impedance reference. This reference can be a hard ground or a metal table.
A charged IC part discharges when one of the pins contacts a grounded object. The IC parts can
be charged in the process of manufacturing and assembling. When the parts comes into contact
4

with the grounded object, it discharges. In real life, the discharge impedance is close to zero. Due
to its extremely low discharge resistance, it generates more rapid and large ESD current than HBM.
In Figure 1-4, the CDM equivalent schematics is presented. CCDM is the sum of all
capacitances in the DUT and RCDM is the total resistance of the discharge path. For 500V CDM,
CCDM = 10pF, RCDM = 10Ω, RL = 10Ω, and LS = 10nH.

Device
Under
Test

LS

RL

RCDM

CCDM

Figure 1-4 CDM model schematics

1.2.3 HMM model and IEC 61000-4-2
IEC 61000-4-2 is a system-level ESD standard that replicates a charged person holding a
metallic object and discharging to a system. The purpose of the system-level test is to ensure that
finished products can survive such type of stress during different operating conditions. Contact
discharge involves discharging an ESD pulse directly from the tester that is touching the device
under test. This is the preferred method of testing. However, the standard provides for an alternate
test methodology known as the air discharge for cases in which the contact discharge is not possible.
In the case of air discharge test, the ESD test gun is brought close to the device under test until a
5

discharge arc occurs. The two standards have been correlated in the literature. The required passing
level vs test voltage is shown in Table 1-1. The energy accumulation capacitance is 150pF, and
the discharge resistance is 330Ω. The charging resistance is 50MΩ – 100MΩ. In general, 8kV
passing level is required for contact discharge, and 15kV passing level is required for air discharge
in both positive and negative directions. The IEC 61000-4-2 contact discharge waveform is shown
in Figure 1-5. The rise time is around 0.8ns. The first peak current is 3.75 A/kV. Current at 30ns
from initial point is 2A/kV.

Level

Table 1-1 IEC 61000-4-2 testing level
Test Voltage
Test Voltage
(Contact Discharge)

(Air Discharge)

1

2kV

2kV

2

4kV

4kV

3

6kV

6kV

4

8kV

8kV

6

Figure 1-5 HMM and IEC contact waveform
To enable the IC manufacturer to predict and validate the ESD performance of their
products under system-level stress conditions, the ESD Association (ESDA) has proposed the
Human Metal Model (HMM) test method. In the HMM document the ESDA standards committee
proposes methods how system-level ESD stress should be applied to devices or circuits. The
difference between IEC 61000-4-2 and HMM is shown in Figure 1-5. HMM is to qualify ESD
protection on component level to predict performance before the component embedded into system.

7

HMM

IEC

System
IC
RD

Core

ESD

External
Component

System
Ground

PCB internal connections

Figure 1-6 IEC 61000-4-2 vs HMM
1.2.4 ISO 10605
The ISO 10605 is defined based on the IEC 61000-4-2 and describes vehicle-specific
requirements. It includes test procedures for evaluating electronic modules on the bench and in the
vehicle. It also describes a test procedure that classifies the ESD sensitivity of modules for
packaging and handling. It applies to all types of road vehicles regardless of the propulsion system
(e.g. spark-ignition engine, diesel engine, or electric motor).
Different ESD models with corresponding parameters are summarized in Table 1-2.
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Table 1-2 Electrostatic Discharge Ratings
Standard
AEC-Q100: JS001-2012: HBM
AEC-Q100:
JESD22-101:
FICDM
ISO 10605/ IEC
61000-4-2
ISO 10605/ IEC
61000-4-2

Application

V [V]

Duration
(10-90%)

Pulses

Ri [Ω]

C [pF]

Ipeak
[A]

Component

2k

~ 150 ns

1

1.5 k

100

~ 1.5

Component

750

~ 0.7 ns

1

1

PackagedDependent

~5-20

120 ns

10

330

150

~30

120 ns

10

330

150

~30

150 ns

10

330

330

~30

150 ns

10

330

330

~30

360 ns

10

2k

150

~30

1µs

10

2k

330

~30

System
System

ISO 10605

System

ISO 10605

System

ISO 10605

System

ISO 10605

System

~ 8 k-Contact
discharge
~ 15 k- Air
discharge
~ 8 k -Contact
discharge
~ 15 k -Air
discharge
~ 8 k Contact
discharge
~ 8 k Contact
discharge

1.2.5 TLP system
TLP has been introduced to have a measurement setup for the device characterization and
capturing of voltage and current in the HBM time domain in 1985. Since then, it became the most
important tool to offer an insightful view of the devices and obtaining the device parameters. ESD
engineer now use TLP to characterize the device performance, because it provides a reliable,
repeatable and constant amplitude waveform.
Figure 1-7 shows the TLP measurement setup. To generate a TLP pulse, a TLP tester
charges a transmission line with a high-voltage DC source. When discharges, the system injects
current into the DUT. A TLP tester generate an I-V curve through numbers of individual pulses.
This I-V curve represents the voltage and current across the device by averaging the data from 50%
to 90% of the pulse width. For each point of the curve, the TLP tester applies an individual pulse
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to the protection device. After that, the leakage current will be measured to check the operation
status. The leakage current combined with the IV curve provide where damage begins. The
commonly used TLP stress is 100ns to evaluate and estimate HBM robustness. Figure 1-8 shows
the TLP I-V curve captured from a snapback device. The IT1 and VT1 represent the triggerring
current and voltage of ESD device. VH is the holding voltage. IT2 and VT2 are the failure current
and voltage. RON is the on-resistance of the ESD device.
Voltage
Current
100MΩ
Transmission
Line

Transmission
Line

DUT

HV Source

Figure 1-7 TLP measurement setup
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Figure 1-8 TLP pulse from HPPI tester
TLP test method is the only non-destructive method to study the internal ESD behavior in
integrated circuits. On the other hand, HBM tester is the qualification tool that provides the failure
levels. HBM I-V curves are extracted from a single stress pulse. However, TLP I-V curves are
extracted by applied numbers of pulses to the DUT and averaging the data in 70%-90% time
window. During a HBM measurement, consecutive stress are applied to the DUT under a failure
level is obtained.
Vf-TLP testing is proposed to characterize the device and provide the voltage/current
measurement in the CDM time domain. In the standard, vf-TLP is defined with less than 10 ns
pulse width and 100 to 500 ps rise time. Under vf-TLP, a better understanding of the dynamic
effects such as trigger speed and overshoot voltage can be very well analyzed. Typically, the
average current and voltage over the time between 65% and 95% of the pulse width is used to
determine the IV curve in vf-TLP system.
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1.3

ESD Deign Window and Process Technology

1.3.1 ESD Design Window
The ESD protection devices used in an integrated circuit are required to be working above
the operating conditions of the circuit and below the conditions where the circuit elements are
subject to irreversible failures, also known as the breakdown voltages of the active elements. This
voltage range in the ESD design requirements is called the “ESD design window”. The ESD
protection design methodology starts with defining ESD design specifications that include the
parameters shown in Fig. 3: the breakdown voltage (VBD), the trigger voltage (Vt1), the holding
voltage (Vh), and the failure voltage (Vt). The holding voltage is required to be above the normal
operation voltage plus the transient variation, like the noise. The protection should be triggered
before the protection IC core shows functional failure, which means the trigger voltage should be
below the breakdown voltage. A more accurate design window definition has been proposed as
well, particularly relevant to address tighter design constraints in smart power technology using
advanced BiCMOS processes. This consisted on defining the so-called transient-safe-operatingarea (TSOA) of the protected and protection devices. This latter TSOA definition methodology
considers the transit nature of the stress conditions and the relative response time of the protection
and protected devices during fast stress conditions. This allows for design optimization by better
understanding of the amount of time-dependent energy that the combination of the input/output
protected and protection devices would be able to safely tolerate.
The dash line in Figure 1-9 shows the IV curve of a non-snapback protection device, like
a diode, an LDMOS, or a PNP BJT. The solid line describes the characteristic of a snapback
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protection device, such as an NPN BJT or an SCR. The non-snapback devices are preferred in the
automotive protection applications as they would not induce latch-up. On the other hand, snapback
offers the advantages of better area efficient and power handling ability, but the holding voltage
and/or holding current of the snapback protection device needs to be designed to be above the
normal operating voltage so the risk of latch-up can be minimized.
Non-snapback protection devices
Snapback protection devices

ESD Design Window

Current (A)

Vt2

Normal Operation

Transient
Condition

Failure

Vt1

Vh

Voltage (V)

VBD

Vfailure

Figure 1-9 ESD design Window and IV curves of non-snapback and snapback devices

Besides the junction breakdown, due to the down scaling of device size in advanced CMOS
technologies, ESD protection for thin and ultra-thin gate oxide (GOX) becomes increasingly
important. With the rapid decrease of the transient GOX breakdown voltage VBgox, the ESD
design window dramatically narrows. Typically, the upper limit of the ESD design window can be
calculated by subtracting a 20% safety margin from BVox.
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1.3.2 Process Technology
There are two types of isolation technology typically considered in IC process technologies:
the silicon on insulator (SOI) and junction isolation (JI). Figure 1-10 shows a typical cross-section
view of an SOI process. It consists of, from the bottom up, a stack of Si substrate, buried oxide
(BOX), and an epitaxial layers. On the other hand, the junction isolation is formed by a silicon
epitaxial layer on top of an n-type buried layer and p-type substrate.
Polysilicon
P+

N+

N+

STI

Drift region

PWELL

BOX
P-Sub

Polysilicon

STI

P+

N+

STI

N+

STI

Drift region

PWELL

n-epi
NBL
P-Sub
Figure 1-10 SOI (top) and JI (bottom) based LDMOS transistors
The advantages and disadvantages of the JI and SOI technologies are summarized in Table
1-3. The SOI has clear advantages over JI on EMC/EMI, leakage current, and latch-up
performance, even at high temperatures. In the SOI technology, high breakdown voltage and low
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Rdson can be achieved using the double reduced surface field (RESURF), due to the presence of
the top layer oxide and the buried oxide in combination with the trench isolation. However,
because of the buried oxide, the poor thermal dissipation to the substrate is a main drawback, and
the SOI technology is not suitable for building vertical devices.
The JI technology has the advantage of high power handling ability resulting from the
vertical structure and good junction strength. This characteristic is attractive to the automotive
electronics, where a large operating current of up to 10A is frequently required. On the other hand,
for the JI technology it is critical to suppress the parasitic and increase the EMI robustness. These
can be realized by using highly doped n-buried layer with a combination of low resistance sinker
and deep trench isolation.
Table 1-3 Comparison of BCD process technology (advantage “+”, disadvantage “─”)
Silicon on Insulator

Junction Isolation

Latch up

+

─

EMC/EMI

+

─

Leakage Current

+

─

Junction Strength

─

+

Design Complexity

+

─

Cost

─

+

Power handling capability

─

+

.
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1.4

Dissertation outline

Design and characterization of system level ESD protection is development through
experiment and mixed-mode simulation.
In Chapter 2, correlation factors between different ESD pulse types for different BEOL
metal line topologies have been studied to support system level on-chip ESD design. The
component level (HMM, HBM and TLP on wafer) and system level (IEC gun contact on package)
ESD stresses were correlated followed by extraction of correlation factors between the IEC/HMM
and TLP, as well as the HBM and TLP supported by analytical approximation. The major
conclusions were verified using the thermal coupled mixed-mode simulations analysis.
In Chapter 3, operation of NLDMOS-SCR devices under the HMM and IEC air gap
electrostatic discharge (ESD) stresses has been studied based on both the pulsed measurements
and mixed-mode simulations. Under the IEC air gap testing, the devices are found to suffer the
non-uniform multi-finger turn-on behavior and hence a relatively low passing level, while both the
IEC contact and HMM stresses do not give rise to such an adversary effect and result in a
considerably higher passing level. It is further shown that the non-uniform multi-finger turn-on
effect depends on the stress pulse rise time. Such a dependency has also been examined and
verified using the transmission line pulsing (TLP) technique with rise times ranging from 10 to
40ns.
In Chapter 4, a new silicon-controlled rectifier (SCR) fabricated in a 30 V mixed-signal
CDMOS (CMOS/DMOS) technology is presented. This device allows for robust EMI
(electromagnetic interference) and ESD (electrostatic discharge) protection solution for high speed
industrial interface applications operating in variable voltage swing range from -7V to +12V. This
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new SCR has reduced overshoot voltage and leakage current when electrically stressed under
different pulse widths and temperatures. Analysis of the device physics is complemented via
numerical TCAD mixed-mode simulations. A 200 x 200 µm2 device designed in an annular
configuration achieved > ± 8 kV IEC robustness by handling > ± 20 Amp of TLP current while
clamping the voltage to ±3V within 2-nsec.
In Chapter 5, the impact of the backend design on silicon-controlled rectifier (SCR) surge
stresses protection capability has been studied. Through the measurements and mixed-mode
simulation, it has been demonstrated that the contact robustness at the Nemitter and Pemitter
terminals influence the SCR performance under surge stress. The optimum contact ratio Nbase:
Pemitter: Nemitter: Pbase is obtained.
In Chapter 6, electrostatic discharge (ESD) protection design and characterization with
consideration of harmful electromagnetic compatibility (EMC) events for automotive interface
networks is presented. The EMC events discussed in this paper include: electrostatics discharge
(ESD), electrical fast transient (EFT), surge and automotive environment transients. Key electrical
parameters defined in those standards are extracted and compared. To provide efficient protection
against these EMC requirements, two major automotive process technologies namely, fulldielectric isolation or silicon on insulator (SOI) and junction isolation (JI), are compared with
respect to the leakage current, latch-up immunity, design complexity, EMC handling capability
and cost. Protection solutions for EMC-compliance issues are reviewed at both the off-chip and
on-chip levels. Trade-offs among several off- and on-chip protection devices with varying degrees
of area efficiency and robustness are analyzed.

17

CHAPTER 2 CORRELATION BETWEEN TLP, HMM AND
SYSTEM LEVEL ESD PULSES FOR CU METALLIZATION
2.1

Introduction

One of the current analog IC design trends is implementation of the on-chip system level
solutions. While the component level correlation for different device and process technologies is
studied [2], the physical limitation of back end of line (BEOL) metallization layers and topology
is not clear and likely need to be taken into account to support the most optimal on-chip solutions.
The system level ESD standard IEC 61000-4-2 [3] is typically used to verify on-chip ESD design,
but it is not always straightforward. One of the practical alternatives is the human metal model
(HMM) applied on the component level [4] to predict the on-chip ESD performance at the system
level and in particular to extract a system to component level correlation factor (SCCF) [2]. At the
early stages of design on-wafer ESD, the transmission line pulse (TLP) test is typically used as
methodology to extract major ESD clamp characteristics. The correlation between the relative
simple 50 Ohm TLP pulse and relatively complex HMM/IEC pulse waveforms is rather
informative to predict the system level ESD performance using on-wafer results.
Up to now a number of BEOL ESD robustness studies were mostly focused on the
component level (i.e., HBM, MM, and CDM) rather than the system level stresses [4-7]. The
purpose of this study is to bridge the gap in understanding of BEOL metal lines robustness in case
of IEC and HMM pulse specific. This is achieved by establishing the correlation between
IEC/HMM and TLP pulses, taking into account the effect of metal lines design topology.
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The experimental test structures topologies and the test methodology are described in
Section II. The experimental results for ESD robustness of different metal lines are presented and
compared to TCAD simulations in the Section III. Section IV presents the correlation analysis
developed based on the experimental data.
.
2.2

Test Structure and Methodology

The test structures for BEOL ESD robustness study were fabricated in the copper of a
standard CMOS process technology. The basic topologies used in extensive design of experiment
are the straight metal line, meander and bridging metal lines (Figure 2-1). The varied width and
length parameters for the test structures are presented in Table 2-1. For the bridging metal lines,
the number of segments ranges from 2 to 6. Over 3 samples were used per data point.

(a)

(b)

(c)

Figure 2-1 Simplified layout views for (a) straight line, (b) meander, and (c) bridging
interconnects test structure topologies, where W is the line width and L is the line length.
Metal lines were stressed with step-by-step pulse amplitude increase until an open circuit
failure was observed. The pulse amplitude just prior to the one that causes the metallization to fail
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is recorded as the pre-failure level, and the corresponding current is the pre-failure current. Wafer
level HBM and HMM setup with Hanwa HED-W5000M system and a CT-1 current probe were
used to benchmark the ESD passing level of the test structures. The NSG 438 ESD gun, and a CT1 current probe were used for the IEC packaged level test. Barth 4002 tester was used for the TLP
testing. All wafer level measurements were conducted on 2-pin configurations.
The prewere measured at the pre-failure level 1.3kV IEC, 1.0kV HMM, 2.87kV HBM and 1.6A TLP
(Figure 2-2a). The pre-failure energy E can be calculated from the following equation based on
the summation of the measured discrete current data and the assumption that the metal line
resistance R is constant [8]:

E 

k n

tk

k
1

1

 tk 

It2  It2 
k 1

R   k
2



(2-1)

where tk is a characteristic time for transient ESD pulse, Itk is the current at tk, and R is the
resistance of metal line. As shown in Fig. 2(b), the total energy is the same at 150ns for IEC, HMM,
and HBM TLP stresses. Since the pulse duration is much shorter than the thermal time constant
[9], the heat dissipation through silicon can be ignored. Thus the main physical mechanism of the
metal line failure is Joule heating determined by the total energy of applied ESD pulse. In Figure
2-2 (a), the peak current, 30 and 60ns current value (used to describe the waveform in the IEC
standard [3]) is lower than that of HMM which results in higher pre-failure levels for IEC as
compared to HMM stress.

20

(a)

(b)
Figure 2-2 Straight metal line (a) Pre-failure current waveforms measured under TLP, HBM,
IEC and HMM and (b) pre-failure energy waveforms calculated based on the current waveforms
in (a)
The accumulated pre-failure energies integrated from analytical pre-failure waveforms are
compared with the experimental data (Table 1). With the exception for IEC pulse stress, the
analytical pre-failure energies for TLP, HMM and HBM pulses are in agreement with the
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experimental results. Under the IEC stress, the miscorrelation between the experimental and
analytical results is likely due to the parasitic associated with the setup of the IEC 61000-4-2
standard.
Analytical pre-failure energies of bridging and meander metal lines under ESD stresses are
also conducted to verify the consistent with experimental results. The pre-failure energy calculated
from TLP, HBM and HMM analytical waveforms for each metal line are identical. It confirms that
the main physical mechanism of metal line failure is the total energy of a given ESD event.
Table 2-1 Straight metal line experimental and analytical pre-failure energy under TLP, HBM,
HMM and IEC

Experimental pre-failure
energy (J)
Analytical pre-failure
energy (J)

2.3

TLP
(1.6A)
5.0E-7J

HBM
(2.87kV)
5.0E-7J

HMM
(1.0kV)
4.6E-7J

IEC
(1.3kV)
4.3E-7J

4.0E-7J

4.7E-7J

4.9E-7J

8.4E-7J

Experimental and Simulation Analysis

In this section, the ESD robustness of metal lines with different topologies and parameters
is analyzed. Three categories of metal lines were designed, which are straight, meander and
bridging metal line, respectively. Six dimensions were proposed for straight and meander metal
lines. Five kinds of bridging metal line were built in identical width but different segment numbers.
The experimental data for the metal lines subject to TLP, HBM, HMM and IEC stresses are
presented as average value (Table 2-2). The results indicate that generally the pre-failure level
increases with increasing metal width/length. The bridging metal line is the most robustness among
the three basic topologies.
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Table 2-2 Pre-failure level for straight, meander and bridging metal lines under TLP, HBM,
HMM and IEC
Straight metal line

W(um)/L(um)

TLP (A)

HBM (kV)

MM (kV)

HMM (kV)

IEC (kV)

S1

0.12/2.4

0.07

0.10

0.01

0.04

<0.20

S2

0.3/6

0.11

0.20

0.01

0.09

<0.20

S3

0.6/12

0.19

0.40

0.02

0.15

0.20

S4

1.2/24

0.37

0.78

0.05

0.28

0.35

S5

2.4/48

0.72

1.53

0.09

0.48

0.60

S6

4.8/96

1.41

2.87

0.17

0.93

1.20

Meander metal line

W(um)/L(um)

TLP

HBM

MM

HMM

IEC

(A)

(kV)

(kV)

(kV)

(kV)

M1

0.12/2.4

0.08

0.09

0.01

0.03

<0.20

M2

0.3/6

0.11

0.22

0.01

0.08

<0.20

M3

0.6/12

0.21

0.43

0.02

0.13

0.20

M4

1.2/24

0.40

0.88

0.04

0.25

0.40

M5

2.4/48

0.75

1.58

0.08

0.49

0.60

M6

4.8/96

1.38

2.83

0.17

0.93

1.15

Bridging metal line

W(um)/L(um)/No
. of segments

TLP

HBM

MM

HMM

IEC

(A)

(kV)

(kV)

(kV)

(kV)

B1

1/1/12

4.75

>8.00

0.46

2.57

3.45

B2

2/2/6

4.45

>8.00

0.44

2.43

3.25
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Straight metal line

W(um)/L(um)

TLP (A)

HBM (kV)

MM (kV)

HMM (kV)

IEC (kV)

B3

3/3/4

4.11

>8.00

0.42

2.33

2.95

B4

4/4/3

3.95

>8.00

0.40

2.27

2.70

B5

6/6/2

3.79

7.47

0.38

2.17

2.50

The cross-sections of the BEOL are made to present the damaged sites. As shown in Figure
2-3, 2-4 and 2-5, the damages correspond with large voids in the straight, bridging and meander
metal line. These suggest that the metal line melt during the ESD stress which causes the voids in
the metal lines.

Figure 2-3 Failure analysis of straight metal line (S6)

Figure 2-4 Failure Analysis of bridging metal line (B3)
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Figure 2-5 : Failure Analysis of meander metal line (M6)
Mixed-mode simulations were carried out using the DECIMM tool [10]. As a physical
approximation to the metallization properties, a new library material with copper parameters was
defined based upon Si material by changing the material model coefficients and the doping level
of 3x1022 cm-3. When the peak temperature reaches 1358K, the copper melting temperature, the
corresponding HMM level was recorded. The simulated and measured pre-failure levels of straight,
meander and bridging metal lines are compared in Figure 2-6, 2-7 and 2-8. The results match well
with a standard deviation less than 0.1.

Figure 2-6 Comparison of simulated and measured results of the straight metal lines at 150ns
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Figure 2-7 Comparison of simulated and measured results of the meander metal lines at 150ns.

Figure 2-8 Comparison of simulated and measured results of the bridging metal lines at 150ns
The ESD robustness of three topologies metal line were studied, and to avoid the
parameters influence, the length (30 um), width (4 um), and thickness of these lines are fixed. The
temperature distributions of these three topologies under a 1kV HMM stress were simulated and
compared (see Figs. 2-9, 2-10, and 2-11). After such a stress, the peak temperature in the bridging
metal line is the lowest among these three metal lines, suggesting the bridging metal line is the
most robust topologies among the three. This result mainly from the availability of multiple current
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paths in such a structure (see Fig. 2-10). The meander metal line is the least robust, due mostly to
the current crowding which generates a large amount of heat in the corner regions (see Fig. 2-11).

Figure 2-9 Simulated temperature distribution of straight metal line (width=4um) under 1kV
HMM.

Figure 2-10 Simulated temperature distribution of bridging metal line (width=4um) under 1kV
HMM.
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Figure 2-11 Simulated temperature distribution of meander metal line (width=4um) under 1kV
HMM.
2.4

Correlation Analysis

Based upon the experimental data of the basic metal lines (Table 2-2) measured under the
TLP, HBM, HMM and IEC stresses, the averaged correlation factors, and its standard deviations,
for the HMM, IEC and TLP pre-failure levels were obtained and listed in Table 3. Note that
VHMM, VIEC, VMM and VHBM are in “kV” units, and ITLP is in “A” units. Since ESD devices
are qualified with HMM, IEC, MM and HBM voltage level, the correlation with the voltage prefailure levels over TLP current pre-failure level are considered.

28

Table 2-3 Correlation factors for pre-failure voltage vs pre-failure current of HMM vs. TLP
(VHMM/ITLP), IEC vs. TLP (VIEC/ITLP) and HBM vs. TLP (VHBM/ITLP) for straight, bridging and
meander metal lines

Straight

VHMM/ITLP
(Average ± σ)
0.65±0.03

VIEC/ITLP
VHBM/ITLP
(Average ± σ) (Average ± σ)
0.80±0.04
1.90±0.14

VMM/ITLP
(Average ± σ)
0.13±0.02

Bridging

0.63±0.03

0.81±0.03

N/A

0.10±0.01

Meander 0.63±0.04

0.81±0.06

1.88±0.25

0.11±0.02

The VHMM/ITLP and VIEC/ITLP correlation values are almost the same for all the three
kinds of metal lines. The difference is due to the parasitic according to the standard IEC 61000-42. Based on these measured data, the overall correlation factors of HMM pre-failure voltage vs.
TLP pre-failure current (VHMM/ITLP) and IEC pre-failure voltage vs. TLP pre-failure current
(VIEC/ITLP) for the straight, bridging and meander metal lines are in the range 0.6-0.8. Compared
with system level ESD stress (HMM and IEC), wafer level pulses, such as HBM and MM, have a
different correlation factor, which are 1.9 and 0.11 respectively. Upon these correlation factors the
BEOL limitation for system-level ESD clamps based upon the component-level data obtained from
the TLP tester can be extrapolated. Previous works have defined system-to-component-levelcorrelation factor (SCCF) as [2]:
𝑆𝐶𝐶𝐹 =

𝑉𝐻𝑀𝑀
𝑉𝐻𝐵𝑀
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(2-2)

The SCCF of the BEOL under study can be calculated through (VHMM/ITLP)/(VHBM/ITLP),
which yields a value of 33% and is consistent with the SCCF of 30-40% resulted from the uniform
thermal related failure.
2.5

Conclusion

The correlation factors of three basic metal line topologies were studied and derived under
the component- and system-level ESD stresses. The metal lines built in the bridging topology are
the most robust under the ESD stresses due to more optimal heat dissipation and less self-heating.
It has been observed that the failure level in ESD pulse time domain is determined by the
integral power of the pulse independent from the pulse shape. The correlation factors for the system
level ESD pulses and TLP current were found to be 0.64~0.81.
Mixed-mode simulation data has demonstrated the adequate temperature distributions for
the failure mechanisms of the metal lines.
The methodology applied in this study can be used for further analysis and optimization of
the ESD protection of backend scheme.
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CHAPTER 3 MISCORRELATION BETWEEN AIR GAP
DISCHARGE AND HUMAN METAL MODEL STRESSES
DUE TO MULTI-FINGER TURN-ON EFFECT
3.1

Introduction

To meet the system-level electrostatic discharge (ESD) requirements, according to the IEC
61000-4-2 standard [3], ESD devices are often designed in form of multi-finger arrays to provide
a high current handling capability. For example, a system with a current level of 30A in the 100ns
time domain is typically required to withstand an 8kV IEC contact ESD stress. In a number of
cases, the multi-finger devices that offer an adequately high robustness to withstand the contact
discharge and transmission line pulsing (TLP) stresses may have an unexpectedly low ESD
performance, such as the case of IEC air gap discharge or other type of more complex stresses. A
logical assumption to explain this underperformance is a non-simultaneous turn-on of the SCR’s
multiple fingers. Indeed, it can be assumed that a fast pulse with a rise time of 2ns associated with
the IEC contact discharge or human metal model (HMM) [11] can be more effectively
synchronizing the turn-on of all the SCR’s fingers, in comparison with a slower pulse with a rise
time of 20-40ns produced by the IEC air gap testing.
The IEC air gap testing is gaining importance, especially in the mobile and automotive
products. None of previous papers in the literatures reported that the miscorrelation between the
IEC air gap and HMM was caused by the non-uniform multi-finger triggering attributed to the
dV/dt effect. Since the multi-finger SCR under the IEC air gap stress shows a very low robustness,
it is thus necessary to find out the underlying reason for this occurrence. The purpose of this paper
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is thus to put together an experiment- and simulation-based study on the non-uniform multi-finger
turn-on effect of the NLDMOS-SCR clamps for ESD protection applications.
3.2

Experimental System Level Stress

Both the HMM and system-level IEC 61000-4-2 air gap discharge measurements were
conducted for comparative analysis at the wafer-level test platform. Typical system-level IEC air
gap and contact tests were done at the packaged level. But we have found that the wafer level
testing was adequate and in correlation with packaged level IEC test results.
Mixed-mode TCAD simulations were carried out to provide insight into the mechanism
underlying the difference triggering behavior found in the different stress conditions. Finally, the
NLDMOS-SCRs were stressed with the TLP pulses having different rise times to study the effect
of the pulse’s rise time on the multi-finger triggering and the correlation with IEC air gap stresses.
To enable the mixed-mode analysis of the hypothesized non-uniform multifinger turn-on
effect, we consider a five-terminal NLDMOS-SCR structure, similar to that reported in [12],
having 8 fingers and a total width of 560um. Considering the mirror boundary conditions, this
structure contains 8 corresponding active finger regions equivalents (Fig. 3-1(a)). Each finger
includes the separate gate and source with shared P-body region, as well separate P-emitter with
shared drain contact regions (Figs. 3-1(a) and (b)).
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(a)

(b)
Figure 3-1 Cross-section view of (a) full 8-finger NLDMOS SCR and (b) region with Finger1
and Finger2
The HED-W5000M system and CT-1 current probe were used for comparative evaluation
of the HMM passing level. The HPPI tester was used for the TLP stressing. The NSG 438 ESD
gun and CT-1 current probe were used for the IEC air gap system-level testing, and the setup had
connections and grounding according to the IEC 61000-4-2 standard. The measured current
waveforms generated by the HMM and air gap IEC pulse on-wafer setup were as expected. The
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8kV HMM and 15kV IEC air gap stresses (Fig. 2-2) demonstrated the typical dual-peak waveform
with fast rise time and slow single peak, respectively. Although in a real IEC setup with capacitive
coupling, the air gap discharge waveform can be sufficiently different and can possess a lower
current amplitude. These two stresses were considered as a proper equivalent for the worst-case
scenario benchmarking of the effect under study. The peak current for both waveforms was
practically equal (Fig. 2-2).

Figure 3-2 Experimental current waveforms generated under the 8kV HMM and 15kV IEC air
gap stresses.
The failure is detected using the post-stress DC measurements. Upon the failure, the SCR’s
I-V characteristic changes to a short under the DC condition. A strong miscorrelation effect was
observed for the four different versions of NLDMOS-SCRs with different drift region length in
case of HMM and IEC air gap stress. In general, the pass level of IEC air gap should be twice as
much as IEC contact and HMM. But all the device versions in Table 3-1 passing 12kV HMM only
pass the 4kV IEC air gap stress. This is studied in the next section using the TCAD simulations.
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Table 3-1 Measured passing levels under HMM and IEC air gap stresses with a 500V test step
and 10 zaps
Cell name

Drift Region Length (μm) HMM (kV)

Gun Air Gap (kV)

SCR1

3.40

12

4.5

SCR2

3.20

11

4.0

SCR3

2.70

12

4.0

SCR4

2.16

12

4.0

3.3

Numerical Analysis of the Physical Effect

For the mixed-mode numerical analysis, the finite-element model (FEM) equivalent circuit,
shown in Fig. 3, of the 8-finger NLDMOS-SCR was generated from parameterized process and
device template using the DECIMM software tool [10] according to the methodology described in
[13, 14]. The simulated peak current and rise time were verified against experimental data with the
errors of 0.2A/kV and 5ns, respectively. In the equivalent circuit, the contact regions were
connected to the corresponding terminals. For example, P-Emitter2, Drain1&2 and P-Emitter1
shared the common electrode called Drain12. The same was applied to the other fingers. R1-R8
are the resistances extracted from the back end of line (BEOL), which includes the metal contacts
and interconnects. R12-R19 are for the resistances associated with the current probes in simulation,
which are all set to a value of 1E-2Ω. R20 is the resistance between gate and sources. The selected
ESD stress was produced by the ESD source circuit (upper left-hand corner in Fig. 3-3) and applied
to the shared drain terminals called Drain12, Drain34, Drain56 and Drain78. The gate, source and
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substrate were connected to the ground. The comparison of separate source current waveforms
were used to evaluate the non-uniform current distributions among the fingers.
In the numerical analysis, the use of the finite-difference scheme creates a numerical noise.
This numerical noise has the similar random variation characteristic as the fluctuations generated
from measurements. Under the ESD stress, the transient voltage drops on the multiple fingers are
not identical because the electric fields are not uniformly distributed among the fingers due to the
random variation. As such, some fingers trigger earlier than the others. The ones that are turned
on conduct all the ESD current and are burned out at a relatively low ESD stress level.
The non-linear simulations problems for the current stratification, filamentation and in
particular parallel multi-device current redistribution can be solved simply by using transient
mixed-mode analysis [14]. Applying this methodology, the non-uniform multifinger turn-on effect
was simulated without any additional misbalancing of the current in the structure, such as using
an extra resistor or local inhomogeneity.
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Figure 3-3 Mixed-mode circuit for IEC air gap stress simulation
The desired physical effect was revealed by a simple comparison of transient current
condition through the 8 source terminals for HMM and air gap equivalent pulses. At the fast 4kV
HMM stress, all eight the source current components are practically the same (Fig. 3-4(a)),
pointing on an even current distribution across the entire FEM device.
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(a)

(b)
Figure 3-4 Source currents on the 8 fingers of SCR subject to (a) 4kV HMM and (b) 4kV
IEC air gap stress
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(a)

(b)
Figure 3-5 Temperature distributions under (a) 4kV HMM and (b) 4kV IEC air gap stresses.
A different operation was observed under the stress condition of a slow rise time 4kV IEC
air gap (Fig. 3-4(b)). In this case, the transient source currents stimulated by this slow rise time for
this stress indicate that only fingers 1, 7 and 8 remain in on-state during the stress, while the rest
of the fingers remain in the off state. In contrast, all the 8 fingers are turned on and conduct almost
the same currents under the 4kV HMM event (Fig. 3-4(a)).
Also the simulated temperature distributions under the 4kV HMM and IEC air gap stresses
at 150ns are verified in Fig. 3-5(a) and Fig. 3-5(b), respectively. The temperature levels represent
the joule heat generated by current passing through the area during the stress. Under the 4kV IEC
air gap stress, it is shown that only the temperatures at finger1, 7 &8 are higher than that at the
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surrounded environment. The peak temperature occurs at the source terminal. As such, the source
terminal is most likely the failure point under the ESD stress. The results clearly indicate that all
the fingers are turned on uniformly under the HMM stress, whereas a non-uniform turn-on takes
place among the multi-fingers under the IEC air gap testing. These simulation results are in
agreement with trends found in the measured HMM and IEC air gap passing levels (Table 3-1).
Fast dV/dt turn-on can be correlated to the elevated pulse amplitude. When the stress level
is increased up to 8kV, the uniform turn-on of the fingers is observed (Fig. 3-6). Not all the fingers
are simultaneously triggered initially, but they are turned on as the pulse rises due to the coupling
effect between the adjacent conducted fingers [15]. The number of conducted fingers under 4kV
and 8kV IEC air gap stresses is compared and listed in Table 3-2. This result is consistent with the
windowing effect reported in [16]. Thus, while the slow IEC air gap discharge results in a nonuniform triggering in the multi-finger SCRs, the stress level can play a role on the non-uniform
triggering behavior as well.

Figure 3-6 Source currents on the eight fingers of SCR subject to 8kV IEC air gap stress
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Figure 3-7 Temperature distributions under 8kV IEC air gap stress.
Table 3-2 Number of fingers triggered for HMM & air gap stresses

No. of fingers triggered under HMM
No. of fingers triggered under IEC air gap

3.4

4kV

8kV

8/8
3/8

8/8
8/8

Comparison with TLP data

To demonstrate the stress rise time effect, TLP measurements have been done for different
rise times of 10, 20, and 40 ns. According to the extracted values for the triggering voltage Vt1, the
holding voltage Vh, the secondary breakdown current It2 and voltage Vt2 (Table 3-3) the ESD
robustness is reduced considerably when the pulse rise time is increased to 40 ns.
A more detailed information can be found on the source currents of the SCR at TLP
transient stress with a current level of 8A and rise time of 40 ns in simulation. In this case, fingers
1, 7, 8 are turned on and the other fingers are off (Fig. 3-9). The trend is similar to the operation
of SCR under the IEC air gap stress (Fig. 3-4(b)). Thus the TLP testing with a high rise time can
be a useful validation tool to investigate the multi-finger turn-on effect under the IEC air gap stress.
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Table 3-3 Failure currents of SCRs for TLP stress with 10ns, 20ns and 40ns pulse rise times
TLP It2 (A)
Cell name
trise=10ns

trise=20ns

trise=40ns

SCR1

>15

9.5

6.5

SCR2

>15

>15

7.6

SCR3

>15

>15

7.8

SCR4

>15

>15

8.0

Figure 3-8 Measured SCR1-SCR4 IV curves for TLP with 10ns rise time
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Figure 3-9 Simulated source currents of SCR at TLP transient stress with a current level of 8A
and rise time of 40 ns.

3.5

Failure Analysis

Failure analysis on two identical samples of SCR3 subject to the 4kV IEC air gap stress
was conducted. Different damage spots were observed, and failures were found at fingers 1 and 2
in sample 1, shown in Fig. 3-10(a), and at fingers 7 and 8 in sample 2. The finding of random
failure spots is consistent with the above-mentioned explanation that the nonouniform multi-finger
turn-on behavior is due to random variation.
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(a)

(b)
Figure 3-10 IEC air gap induced failure defect on two samples of SCR3: (a) failures located at
fingers 1 and 2 in sample 1, and (b) failures located at fingers 7 and 8 in sample 2.
3.6

Conclusion

The different failure levels of multi-finger SCRs ESD protection devices under the IEC air
gap and HMM stresses has been studied. It has been demonstrated that the major source of such a
miscorrelation is the non-uniform and non-simultaneous triggering of SCR fingers due to the
different levels of dV/dt effect produced by the fast transient HMM and the slow IEC air gap
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discharge pulses. The capability to physically reproduce the non-uniform triggering effect using
the mixed-mode numerical analysis has been presented for the first time in this work. Furthermore,
it has been shown that the TLP test method can experimentally reproduce the multi-finger turn-on
outcome equivalent to that of the IEC air gap discharge stress. This work is relevant and useful to
evaluate the ESD device design toward the issue of multi-finger non-uniform turn-on susceptibility.
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ROBUST PROTECTION DEVICE FOR
ELECTROSTATIC
DISCHARGE/ELECTROMAGNETIC
INTERFERENCE IN INDUSTRIAL INTERFACE
APPLICATIONS

CHAPTER 4

4.1

Introduction

Growing communication between ‘objects’ to be sensed and controlled remotely is creating
opportunities for greater integration with computer systems, resulting in improved efficiency,
accuracy and economic benefits across existing and emerging network infrastructures. This
tendency is driving an expansion in data communication as well as industrial applications
environment. To keep up with the interconnectivity expansion, the industry requires new devices
to support more effectively high speed signals processing over long distances and be able to
reliably operate in harsh and noisy environments. Electrical over-stress transients caused by ESD
or switching of inductive loads can corrupt data transmission and damage bus transceivers unless
effective measures are taken to address the impact of such high energy transient stress conditions.
Today’s industry specifications for integrated circuits require 1kV HBM on all pins, but selected
pins with direct contact to the external environment must comply with levels as high as 8kV for
IEC 61000-4-2 and ISO 10605 standards.
Diode-based ESD protection solutions have been often considered to provide on-chip
protection. Due to the large area consumed by this conventional protection device and the difficulty
to optimize such an ESD structure, other more effective devices need to be explored for
constructing the bi-directional ESD protection solution in low-cost CMOS/DMOS (CDMOS)
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technologies [17]. An option to reduce real-estate area is to take advantage of the conductivity
modulation of the bipolar device in a SCR-based bi-directional clamp and engineer the device
formation to improve the device turn-on speed. Such a structure has been developed and was
mainly designed to pass 8kV IEC 61000-4-2 ESD standard specifications. Additionally, it was
verified to be robust to EMI stresses defined in ISO 7637-2. The voltage range for this particular
design was optimized between -7V and 12V[18].
4.2

Protection device description

The protection devices presented in this paper are developed for high speed industrial
interface applications and fabricated in a 30V BCDMOS technology. These devices provide ESD
protection for transceiver input pin when an additional protection resistor of 10Ω is connected
between the pin and the drain of the protected MOSFET. The process uses a deep N-well diffusion
on top of a highly doped P substrate. An annular topography for the protection device occupying
an area of 200 x 200 um2 is used to enhance the current uniformity [17]. Fig. 4-1 shows the crosssection views of two bi-directional clamp structures: SCR1 and SCR2. Both of the devices are
formed by two P-well regions separated by a floating N-well region. The P-substrate is connected
to the low-potential contact. P+ and PLDD regions are included in SCR2 at the P-well/N-well
junction for the purpose of adjusting the device’s bidirectional breakdown voltage.
On the other hand, in SCR2, the space SP1 and SP2 are used for the DC breakdown voltage
configuration. For the positive direction, the breakdown voltage is determined by the space SP1
between P+ and NW. It is shown in Figure 4-1(d), when the SP1 increase from 0.2µm to 1.0µm,
the breakdown voltage increase from 9V to 17V. In the negative direction, the breakdown voltage
is determined by the space SP2, it has the same function as SP1. It is very convenient to decide th
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layout dimension through the simulation. The middle sections of these two SCRs are also designed
differently. In SCR1, the P+ and N+ regions (region 1 and region 2) are isolated by a wide STI
(silicon trench isolation). However, in SCR2, poly-silicon gates and narrow STIs are added
between the P+ and N+ regions (region 3 and region 4).
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PF&PW

STI

(d)

(e)
Figure 4-1 (a) SCR1 and (b) SCR2 cross-section views and (c) extracted equivalent circuits (d)
SCR2 positive breakdown voltage adjustment (e) SCR2 negative breakdown voltage adjustment
The equivalent circuits of the clamps are also depicted in Fig. 1. Each consists of two NPN
junction bipolar transistors (Q1 and Q3), a PNP BJT (Q2), as well as the LV and HV well resistors
RLVPW and RHVPW, respectively. When a positive stress is applied to the VH terminal, the SCR
triggering relies on the avalanche breakdown of the reverse biased NW/P+ junctions, controlled
by the lateral spacing SP1 in SCR2. This spacing is a convenient way to adjust the breakdown
voltage to a specific target. As the avalanche current increases, the holes flowing in the P-well
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region induce a forward voltage drop at the N+/VL junction, leading to the turn-on of NPN
transistor Q1. This consequently provides a large electron base current for the lateral PNP
transistor Q2 and activate the bipolar conductivity modulation.
4.3

Experimental results

TLP tester was used to generate pulses with a 10ns rise time and 100 ns pulse width [19].
Leakage current at -7V and +12V was measured after each pulse. Fig. 4-2 shows the high
robustness of SCR1 and SCR2 under forward and reverse TLP stresses. The trigger voltage Vt1 is
+15V in the positive direction and -11V in the negative direction. The device exhibits a deep
snapback with holding voltages Vh ranging between 3V and -3V, and a holding current Ih of
500mA due to the strong conductivity modulation. Since the operating current available at the
transceiver input pin is lower than Ih, latch up is not a concern. The two devices achieve a TLP
current of greater than ±20A with a low on-resistance Ron (on-state resistance) of less than 0.5Ω.
The devices were also tested using very fast TLP and with 0.1ns rise time and 10ns pulse width.
The devices were able to conduct ±20A of current.
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Figure 4-2 TLP forward and reverse I-V curves of SCR1 and SCR2
To further evaluate the device robustness under EMI stress, characterization was carried
out using the NSG 438 test emulator with the test bench set up following the ISO 10605 standard
for automotive applications. Two networks with 330Ω/150pF and 330Ω/330pF are considered.
The NSG 5500 tester is used to generate relatively long EMI pulses, as defined in the ISO 7637-2
standard which specifies Pulses 1 and Pulse 2a. The duration of pulses 1 and 2a are orders of
magnitude longer than that of ESD pulses. Therefore, the energies associated with these stress
conditions are also much larger [20].
Table 4-1 shows the experimental results of SCR2 subject to the stresses of TLP with 100ns
and 500ns pulse widths, and of transients defined in the ISO 10605 and ISO 7637 standards. The
device passes 25A and 23A for the 100ns and 500ns TLP stresses respectively. Under the ISO
10605 standard, the DUT was stressed by increasing the pulse amplitude with a 1kV increment
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until a failure was observed. The SCR2 passed level 4 (8kV), which is the highest severity level
required by the customers. Specifically, SCR2 was robust to 12kV and 10kV in the positive and
negative directions, respectively. Regarding the ISO 7637-2 test, the voltage step was set as 5V,
and the devices passed the second severity level. The failure mechanism was found to be thermallyinduced junction short. Considering the different test conditions ranging the microsecond to the
millisecond pulse durations, the device is verified to be robust for both ESD and EMI conditions.
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Table 4-1 Measured ESD and EMI Passing Levels

TLP

TLP

Duration

Polarity

Pass level

100ns

Positive

>25A

Negative

<-25A

Positive

23.5A

Negative

-22.5A

Positive

12kV

Negative

10kV

Positive

12kV

Negative

10kV

Positive

50V

Negative

50V

Positive

80V

Negative

80V

500ns

ISO 10605 (330Ohm/150pF)

ISO 10605 (330Ohm/330pF)

ISO 7637-2 (Pulse 1)

ISO 7637-2 (Pulse 2a)

4.4

120ns

150ns

2ms

50µs

Physical behavior analysis

To gain insight into device operation and optimization trade-off, DECIMM mixed-mode
TCAD simulations are undertaken. DECIMM solves several coupled equations describing the
distributions of electrostatic potential, concentrations of charged carriers as well as generation and
transfer of heat in the body of a semiconductor device [10]. The accuracy of the simulation results
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are calibrated by comparing the simulation and measurement of DC breakdown voltages and TLP
I-V curves in both negative and positive directions. The DC sweep simulation is calibrated by
adjusting mainly the impact ionization parameters. The calibration between the simulation and
measurement is shown in Fig. 4-3.
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Figure 4-3 (a) The DC calibration results and (b) TLP calibration results between the simulation
and measurement

56

Fig. 4-4 shows the current densities in SCR2 simulated at a TLP current of 4A. It can be
seen that the currents flow mostly through the DNW and the substrate layers; hence the high
robustness of SCR2. Due to the time it takes for free carriers to reach the intrinsic region and
establish conductivity modulation, a voltage overshoot will take place in the SCR under the
ESD/EMI stressing. Such a voltage overshoot is not desired as it can compromise the effectiveness
of the protection clamp. Using the ESD protection structure, together with a 10Ω protection resistor
connected between the pin and the drain of the MOSFET, the overshoot voltage is limited to 60V.
To reduce the voltage overshoot, a relatively short current path is created in SCR2 by using thin
shallow trench isolation (STI), as shown in Fig. 4-1. Fig. 4-5 compares the overshoot voltages of
SCR1 and SCR2, showing how the peak voltage is reduced from 37V to 31V between the two
designs.

VL

VH

Figure 4-4 Simulated current density distributions in SCR2 at ITLP=4A
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Figure 4-5 Transient voltage and current waveforms of SCR1 and SCR2 under a VFTLP stress
of 100V
Leakage current is another consideration in ESD/EMI protection design. The leakage
current of SCR1 and SCR2 under long term (up to 1,000 hours) and high temperature (150 oC)
conditions were characterized. As shown in Fig. 4-6, the leakage current of SCR1 is in general
higher than that of SCR2 and starts drifting upward when the testing duration is increased beyond
0.1 hour. This phenomenon is due to the charge trapping at the silicon-STI interface of the SCR1,
which causes the parasitic HVPMOS (shown in the red in Fig. 4-7) to conduct. A floating n+
region is thus added in SCR2 (see Fig. 4-7) to mitigate the inversion of the HVPMOS. The device
was tested and found to have a low-frequency capacitance of 1pf. This capacitance is sufficiently
low for applications with an operating frequency below 500MHz.
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Figure 4-6 SCR1 and SCR2 leakage currents vs time measured at 150 oC
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Figure 4-7 Schematics of SCR1 (left) and SCR2 (right) middle sections
To further improve the transient response and decrease the overshoot voltage, three
additional structures are proposed shown in Figure 4-8 (2), (3) and (4). In Figure 4-8 (2), the STI
is removed. It may increase the turn-on speed, as the improvement configuration has smaller base
width of the built-in PNP transistor. With smaller base width, the transient response will be
improved. In Figure 4-8 (3), the STIs between N+ and P+ and the VL terminal are removed. These
are to decrease the overshoot voltage. As the base resistance is reduced with high surface doping
concentration. In configuration 4, the P+ and PLDD are removed.
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Figure 4-8 Different transient response configuration

The transient voltage waveforms are compared in Figure 4-9 (a). Plot (1) is the transient
voltage waveform of the original device under 100V TLP. In plot (2), when the left STI is removed,
the transient response is improved with less turn-on time. In plot (3), overshoot voltage is reduced
through removing the side STI. The overshoot voltage is equal to the trigger current multiply by
the resistance. In original configuration, the electrons are conducted below the STI through the
Pwell. The resistance on path is equal to the resistivity of Pwell multiply by the distance. However,
in configuration 3, the current is conducted at the surface from the P+ to N+, where has a higher
doping concentration than that in original structure. It explained why the overshoot in
configuration (3) is improved.
The factor influencing the turn-on speed has been studied in Figure 4-9 (C). In
configuration (1), the PNP involvement time is decided by the transient response of the holes in
60

the base of the bipolar. With the STI removed, the N base length is decreased, which will decrease
the transient response time of the holes, and result in increasing the turn-on speed.

(a)

(b)

(c)
Figure 4-9 (a) Transient voltage waveform for different configurations; (b) Overshoot voltage
comparison between configuration (1) and (3); (c) Turn-on speed comparison between
configuration (1) and (2)
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4.5

Conclusion

An optimized high robustness bidirectional silicon-controlled rectifier (SCR) fabricated in
a low cost 30 V CDMOS technology was designed to provide ESD/EMI protection of I/O pins in
high speed industrial interface applications. The SCR is designed with reduced overshoot voltage
and leakage current under long term and high temperature. The SCR was also demonstrated to
sustain high level transient stresses with pulse durations ranging from microsecond to millisecond.
Mixed-mode simulation was also undertaken to gain further insight into the physical
characteristics of the device.
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CHAPTER 5 PROTECTION DEVICE BACKEND
OPTIMIZATION FOR SURGE STRESS PULSE
5.1

Introduction

The rapid evolution of the handheld and mobile device market segment, dramatic increase
of electronic content in automotive products, and substantial progress in industrial and medical
applications created a new need for on-chip protection against system level ESD stresses [1]. The
expansion of this trend is not limited to only the ESD specification, but also includes surge
protection. The surge pulse specification is defined in the standard Electromagnetic compatibility
(EMC) standard IEC 61000-4-5 part 4-5[21]. The surge generator is intended to generate a surge
stress having an open-circuit voltage front time of 1.2µs; an open-circuit voltage time to half value
of 50µs; short-circuit current front time of 8 µs; and a short-circuit current time to half value of 20
µs [21]. The waveforms into a short circuit load have much longer discharge duration in
comparison to the IEC 61000-4-2 stress.
Transient overvoltages on the ac power system are produced by events such as load
switching, capacitor bank switching, equipment faults and lightning discharges. Transient
overvoltage events are usually of short duration, from µs to ms, which is much slower than ESD
but more powerful. Rise time from 0.5 µs to 10 µs. Figure 5-1 shows the ESD models waveform
and surge at the log scale. Through integrated the square of current over time, the power delivered
by surge is much more than ESD. Thus, the optimization for surge protection should be targeted
to withstand the thermo-electrical regime. The failure from surge distributed more at backend
rather than the oxide and junction, especially at the interface of silicon and contacts which is
subjected to both self-heating and heat transportation from the silicon. The optimization of
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backend for lateral structure is required to dissipate heat and conduct the current under the surge
stress.

Figure 5-1 ESD component, system-level stress and surge current waveform comprision
The purpose of this study is to create the background for optimization of the ESD devices
toward added surge capability and improve the SCR robustness under surge taking into account
the effect of contact design through combination of the experimental and simulation results.
5.2

Experimental surge stress

The surge discharge stress was accomplished at the wafer-level test platform. The
measurements were conducted on 2-pin configurations. Figure 5-2 shows the surge tester setup.
Current probe TCP 202 and Voltage probe P6139A are used to capture the current and voltage
waveforms. TCP 202 has DC to 50MHz bandwidth, and can stand up to 50A peak pulse current.
P6139A has up to 500MHz bandwidth, and can stand up to 420V peak pulse voltage. The
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corresponding SCR (see Fig. 5-3) terminal Nbase and Pemitter were stressed high, and Nemitter
and Pbase as low. The KT-200 SG surge tester, CT-1 current probe and Tek P6139A voltage probe
were used for comparative evaluation of the surge passing level. The setup had connections and
grounding according to the IEC 61000-4-5 standard. According to standard, the generator KT-200
SG delivered a pulse with 1.2µs rise time and 50µs half to half at open-circuit condition and 8µs
rise time and 20µs half to half at short-circuit condition current surge into a short circuit (see Fig.
5-4). SCR was stressed with increasing 1V steps until an open or short circuit failure was observed.
The failure was detected using the post-stress DC measurements. Upon the failure, the SCR’s
operation changed to open (Fig. 5-5). In table 5-1, four SCR with different breakdown voltage
were measured, and they all failed as open circuit. The SCR1, SCR2 and SCR3 failed at 3A surge
current. The SCR4 failed when it triggered under 18V surge stress.

Figure 5-2 surge tester setup
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Figure 5-3 Cross-section view of SCR

Figure 5-4 Simulated surge open circuit voltage and short circuit current waveforms according to
standard IEC 61000-4-5
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Figure 5-5 Experimental current and voltage waveforms of SCR2 generated under surge with
prefailure and failure conditions
Table 5-1 Measured passing levels under surge stresses
TLP

Surge Current Surge

Vbr(V)

Vt1(V) Vh(V) It(A)

(A)

Voltage (V)

SCR1

3.1

5.3

1.8

>15

3.0

14

SCR2

10.6

11.2

2.3

>15

3.0

14

SCR3

13.5

12.3

3.0

>15

3.0

14

SCR4

15.5

16.4

2.6

>15

3.4

18

5.3

Numerical analysis of the physical effect

Mixed-mode TCAD simulations were done to provide insight into the mechanism
underlying the failure (Fig.5-6,7). Mixed-mode simulations were carried out using the DECIMM
tool[10]. To enable the mixed-mode analysis of the heat dissipation under surge, the SCR was
represented by a 2D physical equivalent structure with depth and length of 100um and thermal
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electrode at boundaries. According to the data sheet in process technology, the single contact
resistance is 17Ω, and the metal one sheet resistance is 100 (mΩ/sq). The contact and M1 in mixmode simulation are built based on the above data sheet. Contacts at four terminals were placed,
which were Nbase, Pemitter, Nemitter and Pbase, respectively. The electrodes were placed on top
of the metal 1 (Fig. 5-6). The surge robustness of SCR2 with different contact layout topologies
was analyzed. As a physical approximation to the metallization properties, a new library material
with copper parameters was defined based upon Si material by changing the material model
coefficients and the doping level [22, 23]. The failure temperature of contact in simulation was set
as 1073.15K, which is the melting point of silicide and recorded by temperature inspectors. The
surge pulse stress model was reproduced by the equivalent circuit applied to the Nbase and
Pemitter. The Nemitter and Pbase were connected separately to the ground. The surge open and
short circuit was compared the same as it defined in standard IEC 61000-4-5.
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Figure 5-6 SCR 2D cross-section with thermal boundary

Figure 5-7 Mixed-mode circuit for surge stress simulation
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The simulated temperature distribution under the surge stress was verified in Fig. 5-8. The
temperature level represented the joule heat generated by current passing through the area during
the stress. It was shown that only the temperature at the Nemitter terminal was higher than the
surrounded environment. The peak temperature occurred at the contact. The contact was the failure
point under the surge stress. The simulated result was in correlation with the measurement that
upon failure, the operation of SCR changed to open.

Figure 5-8 simulated temperature distribution under surge stress
The transient current and voltage waveforms are in line with the simulation results that the
current conducting through the Nemitter terminal was higher than the other three terminals (Fig.
5-9). Upon triggering, the current through the Nemitter generated more joule heat at the silicide
and contact than the other terminals, and burned out the contact when the temperature increased
to the failure point.
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Figure 5-9 Simulated transient current at separate terminals and voltage at anode (Nbase and
Pemitter terminal)
To demonstrate the contact effect on the surge robustness, the SCR contacts at Nbase,
Pemitter, Nemitter and Pbase terminals were studied. The prefailure current of these four
topologies under surge stress were simulated and compared. Each terminal was swept from 1 to 3
contacts while the others were kept at 1 contact only. The SCR conducted more current under
surge stress with more Nemitter and Pemitter contacts, suggesting contacts at Nemitter and
Pemitter are the critical factor for surge protection design. The contact at Nbase and Pbase terminal
didn’t influence the SCR surge robustness. Because of the positive feedback between n-p-n and pn-p structures resulted in double injection conductivity modulation, the surge current flows mainly
through the Pemitter and Nemitter terminal [23].
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In table 5-2, the topology with contacts at terminals of Nbase: Pemitter: Nemitter: Pbase
equal to 1:3:3:1 were found to pass 18V surge in simulation, setting the failure temperature as
1073.15K. The SCR contacts topology with ratio of 1:3:3:1 was found to be the better topology
compared with topology built with the ratio of 2:2:2:2. The temperature distributed uniformly
through the SCR (see Fig. 5-10).
Table 5-2 Simulated contacts performance with different layout ratio under 18V surge stress
1:1:1:1

2:2:2:2

1:3:3:1

(4 contacts)

(8 contacts)

(8 contacts)

Nbase contact

Fail

Pass

Pass

Pemitter contact

Fail

Pass

Pass

Nemitter contact

Fail

Fail

Pass

Pbase contact

Fail

Pass

Pass
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Figure 5-10 SCR temperature distributions under 3A surge with contacts layout ratio Nbase:
Pemitter: Nemitter: Pbase equal to 1:3:3:1.
In table 5-3, the measurement result of the topology with contacts at terminals Nbase:
Pemitter: Nemitter: Pbase equal to 1:9:9:1 were found to pass 23V surge, which is 5V more
compared with passing level of contacts ratio equal to 1:1:1:1. It is verify that when more contacts
added to the Nbase and Pbase terminals with the contacts ratio equal to 9:9:9:9, the surge passing
level doesnot increase. So the most efficient way to improve the SCR backend surge robustness is
to increase more contacts at the Nemitter and Pemitter terminals. The measurement results match
exactly with the simulation prediction.
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Table 5-3 Measured SCR2 surge passing level with different contact layout ratio
SCR2
1:1:1:1

9:9:9:9

1:9:9:1

18

22

23

Nbase: Pemitter: Nemitter: Pbase
Surge pass level (V)

5.4

Conclusion

It has been shown that to dissipate the surge pulse energy the device requires substantially
different regions and contact allocation than in case of ESD pulse. For ESD time domain the heat
transportation is not critical. Under surge time domain, the thermal boundary condition is critical
and the mutual heating between the silicon and backend cannot be neglected. The contact failure
was caused by both the self-heating and mutual heating from the silicon. The developed TCAD
methodology allows adequate prediction for such effects. In particular, for SCR devices, the major
current is conducted through the Nemitter and Pemitter terminals and thus they generates more
joule heat than the other terminals. It has been shown that simply increasing the contacts cannot
improve the contact robustness and the most efficient way is to add more contacts to Nemitter and
Pemitter terminals.
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CHAPTER 6 DESIGN AND CHARACTERIZATION OF ESD
SOLUTIONS WITH EMC ROBUSTNESS FOR
AUTOMOTIVE APPLICATIONS
6.1

Introduction

Electromagnetic compatibility (EMC) is defined as the ability of an electronic system to
function satisfactorily in its intended electromagnetic environment. Electromagnetic environment
is composed of radiated and conducted energies. Conducted energy stemming from large transient
voltages is a major consideration in the EMC design, as it may cause permanent damages. In
automotive applications, most permanent damages are caused by power induction, power source
fluctuation, inductive switching, and electrostatic discharge. In this sense, circuit designers need
to ensure that the key automotive electronic components, such as LIN (local interconnect network),
CAN (controller area network) and FlexRay, can survive under the stress conditions obtained in
these harsh environments. LIN, CAN and FlexRay are the most commonly used as communication
protocols in automotive applications. LIN is used for low data-rate operations with the advantage
of cost-efficiency. CAN handles medium-speed communication, and FlexRay is suitable for higher
speed data rates and safety-critical applications[24-26].
Various industry and government agencies have developed EMC standards describing the
high voltage transients induced by these harsh environments and operating conditions, including
the electrostatics discharge (ESD), electrical fast transient (EFT), surge, and automotive fast
transients. These transient disturbances have a wide spectrum of frequencies and energies. The
durations of ESD pulses range from a few nanoseconds (i.e., charged device model (CDM) ESD
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events) to hundreds of nanoseconds (i.e., human body model (HBM) ESD events). On the other
hand, pulses associated with the standard ISO 7637-2 can range from 50 microseconds up to 2
milliseconds. Due to the high energy in the long duration EMC pulses, the protection strategy has
to be different from traditional ESD protection. To protect IC against those high energy pulses,
large area is needed to improve the heat dissipation ability. On-chip protection is not suitable for
diverting the high energy transients because of area and cost constraints. Thus, off-chip protection
are commonly co-designed along with the on-chip protection to achieve the target electronic
system robustness levels.
Design, implementation, and characterization of ESD and transient protection of these
automotive electronics are increasingly challenging due to the process, packaging and cost
constraints. Minimizing the protection components while providing the required protection
capability is always a key objective. Off- and on-chip ESD protection designs for the industrial
and automotive applications have been reported in the literature [27-32]. Protection architectures
against EFT with considerations for latch-up immunity are described in [33-35]. Power line surge
and their impact on industrial facilities are discussed in [36-38]. Comparisons of ISO 7637
transient waveforms to real world automotive transient phenomena are described in [39].
Automotive transient control and protection are studied in [39-41]. However, the previous work
has been fragmented, covering narrow aspects of the EMC problem in ICs design. An overview is
thus needed to provide the details of ESD solutions with EMC robustness consideration.
This paper provides a comprehensive overview of the EMC robust protection for
automotive applications, covering standards, technologies, and device physics considerations. The
EMC stresses considered include ESD, EFT, surge, and automotive transient. In section II, various
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EMC standards are compared with respect to the specifications of voltage, current and intended
applications. In section III, ESD design window and two major automotive electronic isolation
technologies are discussed, including the silicon on insulator (SOI) and junction isolation (JI). In
section IV, design considerations for off-chip protection on a communication interface is presented.
In section V, off-chip and on-chip protection co-designs are demonstrated. In section VI, on-chip
automotive interface network protection structures are introduced. In section VII, transient voltage
suppression elements are included as the off-chip protection devices. Finally, in section VIII, onchip ESD protection devices (diodes, LDMOS, PNP and SCR) with different real-estate area and
ESD protection capabilities are compared.
6.2

Standard and test methods

6.2.1 Electrostatics discharge
Electrostatics discharge (ESD) is a sudden transfer of electrostatic charge between bodies
at different potentials caused by a direct or proximity contact. It has the characteristics of a high
current within a short time period. Different ESD models with corresponding parameters are
summarized in Table 1. Nowadays, the major component-level ESD standards required in the
industry include Human Body Model (HBM) and Charge Device Model (CDM). IEC 61000-4-2
and ISO 10605 are widely required for system-level ESD protections.
HBM is a common ESD event that directly transfers electrostatic charge from the human
body via a series resistor to an object. It can be modeled with a 100 pF capacitor discharged through
a switching component and a 1.5kΩ series resistor into the component [42]. CDM, on the other
hand, is the transfer of charge from a charged device to the ground. Although the duration of such
a discharge is very short, the peak current can reach several tens of amperes [43].
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IEC 61000-4-2 is a system-level ESD standard that replicates a charged person holding a
metallic object and discharging to a system. The purpose of the system-level test is to ensure that
finished products can survive such type of stress during different operating conditions. Contact
discharge involves discharging an ESD pulse directly from the tester that is touching the device
under test. This is the preferred method of testing. However, the standard provides for an alternate
test methodology known as the air discharge for cases in which the contact discharge is not possible.
In the case of air discharge test, the ESD test gun is brought close to the device under test until a
discharge arc occurs. The two standards have been correlated in the literature. For example, a Level
4 contact discharge of ~ 8 kV is considered equivalent to a ~ 15 kV air discharge [3].
The ISO 10605 is defined based on the IEC 61000-4-2 and describes vehicle-specific
requirements. It includes test procedures for evaluating electronic modules on the bench and in the
vehicle. It also describes a test procedure that classifies the ESD sensitivity of modules for
packaging and handling. It applies to all types of road vehicles regardless of the propulsion system
(e.g. spark-ignition engine, diesel engine, or electric motor) [44].

78

Table 6-1 Electrostatic discharge ratings
Standard

Application

V [V]

Duration
(10-90%)

Pulses

Ri [Ω]

AEC-Q100: JS-0012012: HBM

Component

2k

~ 150 ns

1

AEC-Q100: JESD22101: FICDM

ISO 10605/ IEC 610004-2
ISO 10605/ IEC 610004-2

Component

System
System

ISO 10605

System

ISO 10605

System

ISO 10605

System

ISO 10605

System

750

~ 8 k-Contact
discharge
~ 15 k- Air
discharge
~ 8 k -Contact
discharge
~ 15 k -Air
discharge
~ 8 k Contact
discharge
~ 8 k Contact
discharge

C [pF]

Ipeak [A]

1.5 k

100

~ 1.5
~5-20

~ 0.7 ns

1

1

PackagedDependen
t

120 ns

10

330

150

~30

120 ns

10

330

150

~30

150 ns

10

330

330

~30

150 ns

10

330

330

~30

360 ns

10

2k

150

~30

1µs

10

2k

330

~30

6.2.2 Electrical fast transient
EFT is applied via the lines connected to both the power and I/O ports of automotive parts
[44]. It involves a burst of very fast pulses, and these pulses are usually generated from circuit
switching. For example, when a circuit is switched off, the current flowing through the switch is
interrupted instantaneously. The EFT test simulates the noise created by the arcs related to the
switching phenomena. The purpose of the EFT testing is to ensure that equipment will operate
reliably during the switching operations. The International Electrotechnical Commission (IEC) has
created a document, IEC 61000-4-4, that describes the generator, setup and procedure for
conducting EFT immunity tests.
Fig. 1 shows the EFT voltage waveforms with a 50Ω load. The output waveform consists
of a burst of high frequency and high voltage transients repeated at a 300ms interval. Each
individual pulse has a rise time of 5ns and pulse duration of 50ns, measured between the 50% point
on the rising and falling edges of the waveform. As such, the EFT pulse has the characteristics of
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a fast rise time and a short pulse width. The total energy associated with a single EFT pulse is
similar to that of an ESD pulse. IEC 61000-4-4 specifies different voltage test levels under different
environmental conditions. From level 1 to level 4, the voltage peaks of the pulses are 0.25kV,
0.5kV, 1kV and 2kV, respectively.
VPEAK
100%
90%

tR = 5ns ±30%
tD = 50ns ±30%
50%

tD

tR
10%

t (ns)

t (ms)
VPEAK
300ms

t (ms)

Figure 6-1 IEC 61000-4-4 EFT 50Ω waveform [44].
6.2.3 Surge
Surge transients are caused by over-voltages resulting from switching or lightning
transients. Switching transients can result from power system switching, load change in a power
distribution system, or system faults, such as short circuits or arching to the grounding system of
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the installation. IEC 61000-4-5 defines waveforms, test methods, and test levels for evaluating the
immunity of electrical and electronic equipments when they are subjected to these surges [44].
Two types of combination wave generator are used. Each has its own particular
applications, depending on the type of port to be tested. The 10μs rise time and 700μs half to half
combination wave generator is used to test ports intended for connection to symmetrical
communication lines. The 1.2μs rise time and 50μs half to half combination wave generator is used
in all other cases, and in particular, for ports intended for power lines and short distance signal
connections. Fig. 2 shows the 1.2μs/50μs surge transient waveform. The surge pulse energy can
have energy levels that are three to four orders of magnitude larger than that of an ESD or EFT
pulse. Due to its high energy level, the design of protection against such a surge must be addressed
differently.
VPEAK
100%
90%

tR = 1.2us ±30%
tD = 50us ±20%
50%

tD

tR
10%
30%
MAX

Figure 6-2 IEC 61000-4-5 surge 1.2μs/50μs waveform [44].
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t (ns)

6.2.4 Automotive transient
ISO 7637 specifies the test methods and procedures to ensure the compatibility to
conducted electrical transients of equipment installed on passenger and commercial vehicles fitted
with 12V or 24V electrical systems. It includes electrical transient conduction along supply lines
or non-supply lines. Shown in Table 2 are the ISO 7637 standards, version 2011 which defines
five types of electrical transients, including test pulse 1, test pulse 2a &2b, and test pulse 3a &3b.
Test pulse 1 simulates transients due to supply disconnection from inductive loads. Pulse 2a
simulates transients due to sudden interruption of currents in a device connected in parallel with
the DUT due to the inductance of the wiring harness. Pulse 2b simulates transients from DC motors
acting as generators after the ignition is switched off. Test pulses 3a and 3b are simulations of
transients occurring as a result of switching processes which differ in distributed capacitance and
inductance of the wiring harness [45].
Table 6-2 Automotive Transient Disturbances
Standard

Application

V [V]

Duration
(10-90%)

# Pulses

Ri [Ω]

Ipeak [A]

ISO 7637: 1

System

~150

~2ms

500

10

~15

ISO 7637: 2a

System

~112

~50µs

500

2-10

~56

ISO 7637: 2b

System

~10

~0.2-2s

10

0.05

~200

ISO 7637: 3a

System

~220

~150ns

50

~4.5

ISO 7637: 3b

System

~150

~150ns

50

~3

ISO 16750-2
(load dump)

System

~101

~40-400 ms

2

~50
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3.6E6
(1h)
3.6E6
(1h)
10

6.3

Off-chip protection

In automotive applications, the interface networks often work in harsh electromagnetic
environments. Large transient voltages caused by lightning strikes, electrostatic discharge, and
other electromagnetic phenomenon can cause damages to IC’s when they are not properly
protected. Transient voltage suppressors (TVS) of various types are commonly used to provide
off-chip protection, as a TVS can divert the large transients away from the circuit board during an
EMC/ESD event. The most frequently adopted devices in a TVS are that of the reverse-biased
diodes. These devices have the advantages of fast response time, low leakage current under DC
voltage, and a sharp breakdown.
Fig. 6-3 shows a protection scheme used on the communication interface. It consists of a
transient voltage suppressor (TVS) array with two bidirectional diodes. This off-chip protection
architecture is intended to pass level 4 ESD and EFT tests. Level 4 ESD denotes 8kV IEC 610004-2 contact discharge or 15kV IEC 61000-4-2 air discharge, whereas level 4 EFT denotes 2kV
IEC 61000-4-4. The same protection architecture also passes level 2 surge or 1kV IEC 61000-4-5.
Under normal operating conditions, the TVS diodes exhibit high impedance to the ground. When
transients stress occurs across the pins of the TVS, the device turns on and clamps the over-voltage
to a value that is less than the voltage that can cause damages to of the device/IC to be protected.
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PCB

IC

ESD
B
TBU

TISP

TBU

TISP

A
TVS

Ground Rail

Figure 6-3 Off-chip protection scheme using TVS, TBU and TISP [46]
System-level ESD transients have a relatively small energy due to their short duration.
However, surge and automotive transients, such as those resulting from a load dump, have an
energy several orders of magnitude larger. As such, designing protection solutions for a system
against surge and automotive transients is more complex.
Fig. 6-3 also shows a solution specifically designed for high energy transients. When
transients are applied to the protection circuit, the TVS breaks down and provides a low impedance
path to the ground to protect the IC. Because of the large voltage/current, there is a need to protect
the TVS and limit the current through it. This is done by using a transient blocking unit (TBU). A
TBU is a high speed overcurrent protection component with a preset current limit and a high
voltage sustaining capability. When an over-current event occurs, the current in the TBU will rise
up to the preset limit. During the transient, the TBU remains in the protected blocking state, and
resulting in a very low current (<1 mA) passing through the protected circuit. Under the normal
operating conditions, the TBU exhibits a very low impedance. In the blocking mode, the TBU has
a high impedance to block the transient energy. After the transient event, the TBU automatically
resets to its low impedance state.
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Similarly to other over-current protection technologies, the TBU has a breakdown voltage,
so a primary protection device must clamp the voltage and redirect the transient energy to the
ground. This is done by using a totally integrated surge protector (TISP), see Fig. 6-3. This is a
thyristor-based overvoltage protection device. In limiting an over-voltage, the protected circuitry
will be exposed to a high voltage only briefly before the TISP switches into a low voltage mode.
The TVS, TBU, and TISP all work together to protect the system against high voltage and current
transients.
6.4

On-chip protection

Reference on-chip ESD protection schemes for LIN, CAN and FlexRay are shown in Fig.
6-4(a)-(c), respectively. ESD protection devices provide positive and negative polarity protection.
A diode and MOSFET device combination is used as the protection elements for each polarity.
The VDD to IO and IO to GND are protected with separate protection devices. The recommended
ESD robustness requirements are generally at least ±8 kV for contact and ±15 kV non-contact IEC
61000-4-2 classification test levels.
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Control

HV-VDD

Control

FlexRay

Main
Protection
Clamp

Control

(c)
Figure 6-4 Circuit Diagram for (a) LIN, (b) CAN and (c) FlexRay interface
To better appreciate the need for automotive IC protection, Fig. 6-5 shows the diagram of
an automotive signal processing IC that includes two input pins, a high voltage supply (HV VDD)
pin, an output (OUT) pin and a ground (GND) pin. These pins are connected to the wires harness
of the engine control unit (ECU), meaning that they are directly subject to the ESD/EMI stress and
automotive transient disturbance.
The core circuit supply voltage (VDD) can be regulated from the HV VDD, and the low
voltage reference is connected to the GND via the anti-parallel diodes. The ESD protection devices
are divided into several levels for each corresponding pins. The C1 and C2 are the two main
primary protection clamps, which will conduct most of the ESD/EMI stress. C3, C4 and C5 are
the second-level protection clamps. Their function is to provide ESD immunity against devicelevel ESD, such as the HBM and CDM stresses. C6 and C7 are designed smaller and faster than
the primary protection clamps with the functionality to shun the residual transient voltage impulse
[47].
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HV VDD
C4
LDO

VDD

C1
C6

C3

Input
C5

OUT

Input

ROUT

C2
C7
DGND

Figure 6-5 Automotive IC protection architecture [47]

6.5

Off-chip and on-chip protection co-design

TVS’s are mounted on circuit board and connected to the connectors to offer system-level
protection. But TVS’s alone are not enough to protect the system because of the residual transients
that pass beyond the TVS’s. These residual transients include the initial high voltage spike that
could cause dielectric failure on the die. Another concern is the low-voltage, long duration pulses,
which could cause thermal damages to the protected circuit. The on-chip/component-level
protection is thus needed and implemented in order to improve the robustness of the system.
It has been shown in [28] that the effective impedance of the combined network of IEC
ESD simulator and TVS was measured to be very low. The component- level ESD protection
therefore is not able to withstand the high energy residual pulses. It is therefore necessary to
increase the impedances between the TVS’s and the protected IC [27, 28]. This isolation
impedance can be a resistor, inductor or capacitor or a combination of the three elements to form
a network. Some designs cannot tolerate a big resistor at the IC interface pin, so an inductive or
capacitive element can be more desirable. A network composed of a capacitor and a resistor is
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demonstrated in Fig. 6-6. The TVS and component-level protection are represented by the two
diode strings.
IEC Model
TVS

A

IECM

IC Pin
R

D1

B
D2

D9

D3
D10
D4
C

D11

D5
D12
D6
D7
rIC2=0.55Ω
D8

rTVS=2.5Ω

Figure 6-6 The schematic deck of IEC ESD protection design using a RC network [27]
Table 6-3 The board measurements results [27]
Case #

Design

Pass

Fail

1

C = 0, R =45.3 ohms

5kV

6kV

2

C = 15nF, R = 0 ohm

0.5kV

1kV

3

C = 15nF, R = 16.9 ohms

9kV

10kV

4

C = 15nF, R = 24.9 ohms

13kV

13.5kV

The IEC 61000-4-2 testing was implemented in the above protection network. Table 6-3
summarizes the measurement results. It can be seen that, in Case 1, a 45.3Ω resistor was not
sufficient to achieve a passing level of 6kV. But when combining the capacitor with the resistor,
such as in Case 3 and Case 4, a small resistor of 16.9 Ω increases the passing level to 9kV. Systemlevel stress has two peaks with the first peak current at 3.75A/kV and second peak current at 2A/kV.
The capacitor completely suppresses the 1st peak of IEC stress, and consequently it is the second
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peak that determines the failure level. It was observed that, when approaching the end of the IEC
pulse, the charged capacitor releases some of the stored energy back to the TVS and effectively
reduces the stress on the IC pin. Thus there is an advantage to incorporate a capacitor in the board
design, and the closer it is to the TVS, the better the protection robustness is. If the capacitance of
15nF is too big to be tolerated by the system, the value of capacitance can be reduced as long as
the 1st peak is not higher than the 2nd peak.

6.6

Off-chip protection devices

Transient Voltage Suppressors (TVS) of various types capable of withstanding the system
level ESD stresses and automotive transients are mounted to the interface pins of ICs at the board
level. The TVS can clamp the stress voltage to a relatively safe level and shunt the stress current
to the ground. One of the most important parameters of the TVS devices is the clamping voltage,
which is also the voltage seen by the protected circuit. For the case of ESD with a fast rise times
and short duration, the turn-on time of TVS becomes a very important factor[48].
6.6.1 TVS diodes
TVS didoes are solid-state P-N junction devices designed to provide protection against
damages resulting from transient voltages. The TVS diode electrical characteristics are determined
by factors such as the junction area, doping concentration and substrate resistivity. TVS diodes
typically have large geometries in order to absorb high energies. Under normal conditions, the
TVS diodes are open circuit. When the normal operating voltage is exceeded, the TVS diode will
breakdown and provide a low impendence path for discharging the transient current. The voltage
at the protected pin is limited to the clamping voltage. However, the clamping voltage of TVS
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diodes can have a large variation with the temperature, as the avalanche breakdown voltage of a
silicon diode increases with increasing temperature. It has been shown that for the case of 42-V
applications, the breakdown or clamping voltage of these TVS devices increases from 54 to 64V
when the ambient temperature increases from -50oC to 175oC [48]. This is well beyond the
predefined target protection range. The actual maximum junction temperature may exceed 175oC
when the diode absorb the load dump energy that heats up the junction.
6.6.2 Varistors
Multi-Layer Varistors (MLVs) are made of interleaving metal electrodes and Zinc-Oxide
ceramic layers. Zinc-Oxide grains on the ceramic layers form diode junctions. Because of multijunction, the varistors act like back-to-back diodes. Under normal circuit conditions, the device is
an insulator. When a large voltage is applied, the grain boundaries experience breakdown due to
electron tunneling and become conductive. This causes the varistor to be shunted to the ground
and to limit the voltage. Due to the multiple junctions distributed throughout the bulk, the energy
absorption capability of the MLV is the highest among the TVS devices. The current conduction
mechanism of varistor is a result of tunneling currents between ZnO grains through intergranular
barriers. A higher electric filed is needed to induce a higher tunneling current, which also results
in a wide variation in the clamping voltage, a disadvantage of the MLVs.
The difference between the TVS diodes and varistors are summarized in Table 6-4. Diodes
have the advantages on the clamping voltage, capacitance and leakage current. But the cost of the
diode is higher than that of the varistor. They both have the pros of fast turn-on speed and long
lifetime.
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Table 6-4 TVS component overview [48].
Diode

Varistor

Trigger Voltage

None

None

Clamping Voltage

Low

High

Leakage Current

Very low

High

Capacitance

Low

High

Turn-on

Fast

Fast

Cost

High

Low

Service Life

Long

Long

Polarity

Uni-, Bi-

Bi-

6.6.3 Transient blocking unit
The TBU device is constructed using the MOS technology. It monitors the current using a
MOSFET-based detection circuit. When an overcurrent occurs, the TBU will trigger to provide an
effective barrier, and the core IC is not exposed to a large current during a transient event. The
TBU device operates in a duration of approximately 1 µs. Once the current exceeds the trigger
current, the TBU device will restricts the current to less than 1mA typically. However, the TBU
has a maximum breakdown voltage, and an over voltage protection (OVP) should be employed to
limit the maximum voltage.
The operating of TBU is shown in Fig. 6-7. When a short circuit event occurring at time 1,
it raises the current to the current limiting level Iout at time 2. At time 3, the load is disconnected
from the surge. During the remainder of the surge (time 4), the TBU device remains in the
protection state with a low current and low voltage at the load. After the surge, the TBU device
resets when the voltage across the TBU device falls to the Vreset level.
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Vload
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Iout

Iop
~1µ sec

Ileak

time

Figure 6-7 TBU device reaction to an overcurrent fault
6.6.4 Thyristor
Thyristor is a four-layered device, with each layer consisting of alternately N-type or Ptype material. The TISP discussed earlier was a thyristor-based unit. It has three p-n junctions,
named J1, J2 and J3 from the anode, as shown in Fig. 6-8(a). When the anode is subject to a
positive stress, J1 and J3 are forward biased, while J2 is reverse biased. As J2 is reverse biased, no
conduction takes place. As the voltage is increased beyond the avalanche breakdown of J2, the
thyristor is turned on starts to conduct. As is shown in Fig. 6-8(a), a gate terminal can be connected
to the p-type layer. When a positive potential is applied at the gate terminal, the breakdown of
junction J2 occurs at a lower voltage value. By selecting an appropriate value of gate voltage, the
thyristor can be switched into the on-state more quickly.
The thyristor switching characteristic is shown in Fig. 6-8(b). When a stress is applied to
the anode, the clamping action follows. As the voltage continues increasing, the thyristor will be
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triggered and enters the low-impedance state. It will not be turned off until the current drops below
a minimum value called the holding current (i.e., the current at the holding point).
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J3

voltage protection level

Gate

P
N
P
N

current

Anode

voltage

Cathode

(a)

(b)

Figure 6-8 (a) layer diagram of thyristor; (b) thyristor switching characteristic

6.7

On-chip protection devices

For on-chip ESD protection applications, the snapback devices are widely used due to their
benefits of higher area efficiency and robustness. But for automotive applications, snapback
devices can easily cause massive damages if the holding voltage is designed to be smaller than the
operating voltage of the protected pin. As such, non-snapback devices with improved current
conduction ability are more widely used. Junction diodes and active clamps are devices to realize
non-snapback protection. For example, a p/n diode in BCD technology with a vertical structure
has the advantage of conducting the avalanche breakdown current along the junction located deep
inside the silicon.
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6.7.1 PN-diodes
In automotive technologies, such as the BCD (Bipolar-CMOS-DMOS), p/n diodes are
mainly operated in the reverse bias mode when used as ESD protection devices. When the electric
field strength across the junction in a reverse biased diode is high enough to initiate the impact
ionization, the diode starts to conduct in the avalanche breakdown mode. The on-resistance and
voltage clamping capability depend on the active area of the p/n diode. For high voltage
applications, the diodes are mainly designed as vertical diodes which provide more efficient use
of silicon area compared with the lateral counterparts. The heat dissipation is also better in the
vertical diodes. The breakdown voltage of a reverse-biased p/n diode depends strongly on the
doping densities in the two regions forming the junction.
To study the failure levels of the p/n diodes, transmission line pulsing (TLP) tests with
various pulse durations are commonly used. Fig. 6-9 shows the TLP measurement results of a 45V
p/n diode, with the pulse widths ranging from 10ns to 1500ns. The rise time is fixed at 10ns and it
does not influence the results notably. The failure voltage, current and breakdown voltage are
marked with Vt2, It2 and Vbd, respectively. The results show that the failure current decreases
with increasing pulse duration. For the 20ns pulse width, the device can conduct a current of 20A
without failing. But when it is stressed with 1,500ns pulses, the failure current decreases to 2.5A.
The reason is that the failure is due to self-heating, and the pulse duration directly influence the
energy it delivered to the p/n diodes.
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Figure 6-9 TLP I-V characteristic of a 45V voltage class PN-diode tested with various pulse
widths from 10ns to 1500ns and same rise time of 1ns [49]

The decaying behavior of avalanche breakdown-based protection structures under
increasing pulse duration is shown in Fig. 6-10 [50]. The test pulses defined in the ISO 7637-2
standard, with its corresponding power and duration, are also considered. The green area represents
the power level that these devices can withstand during the qualification. As the pulse duration
increases, the power to failure decreases from thousands of Watt to tens of Watt. For very long
pulse durations (exceeding 100μs), the power to failure characteristics of exponential pulses is
approaching the DC regime, where the decaying behavior flattens. It can be seen that for the
automotive electrical transients defined in the ISO 7637-2, the devices can pass the test pulses 3a
and 3b, but not the test pulses 1 and 2a. Thus, off-chip protections have to be combined with the
above-mentioned on-chip protections to meet the standard requirements. Load dump defined in
the ISO 16750-2 also exceeds the device’s protection capability.
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Figure 6-10 Calculated peak power values related to automotive transient pulses of break down
device [50]

6.7.2 LDMOS
Lateral DMOS is commonly used for high voltage power applications, and many gatebiasing methods have been applied to such device for ESD protection purposes. RC triggering and
static triggering are the two major methods used in the ESD design. RC triggering has the
drawback of wrong dynamic triggering to the disturbances and noise. Static triggering using the
breakdown of Zener diodes chain is preferred in the automotive ESD design field. Due to the
higher mobility of electrons, N-LDMOS is more efficient at ESD protection than P-LDMOS.
Shown in Fig. 6-11 are various durations of TLP pulses applied to study the failure levels
of the LDMOS. Pulses with durations of 5ns, 10ns and 20ns do not affect the failure voltage (Vt2)
and failure current (It2). The electrical safe operation area (SOA) of the LDMOS was investigated
to understand the phenomenon of the saturated failure power at short pulse duration in [49]. For
tests using pulses with 2.5ns and 5ns durations, the failure points forming electrical SOA remain
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the same. Also in the active clamp structures, the gate voltage should be biased on a high level to
increase the failure current.
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Figure 6-11 TLP I-V characteristic of a 25V voltage class active clamping structure with various
pulse widths from 5ns to 1500ns [49]

The peak power values related to the automotive transient pulses are shown to be similar
to the breakdown devices in Fig. 6-12. The power to failure versus pulse duration confirms that
for pulses width below 20ns, the power to failure doesn’t change much. It is because the failure
signature is not thermal in nature but rather due to the triggering of an intrinsic bipolar transistor.
For pulse width greater than 20ns, the power to failure decreases linearly with pulse width.
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Figure 6-12 Calculated peak power values related to automotive transient pulses of active clamp
(LDMOS) [50].

6.7.3 PNP
The PNP-ESD protection analyzed in Fig. 6-13 is implemented in the 0.16μm BCD
technology. The devices are realized in a P+ silicon substrate on top of a P- epitaxial layer. N+
buried layer is used to isolate Pwell from the substrate. Device active areas are isolated by the
shallow trench isolation (STI). Deep trench isolation (DTI) is used to define the lateral isolation
between adjacent components. The PNP device is triggered by the junction breakdown between
the emitter and collector terminals. To evaluate the robustness of the PNP devices, the TLP
measurements were undertaken using the 100ns-TLP tester. All the measurements were performed
by applying a positive stress to the cathode terminal. Characterization results were obtained from
the four devices (10x10, 15x15, 20x20 and 25x25 cells). The I-V curves of all the devices are
plotted until failure in Fig. 6-13, except for the 25x25 array of PNP devices where the failure
current exceeded the current limit of the TLP tester.
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The breakdown voltage of the reference PNP-based structure is higher than 30 V, which
can be suited for LIN and CAN pins protection in the automotive applications. All of the
characterized cells failed when the voltage reached approximately 55V. The voltage is defined as
the highest level the device clamped before getting damaged. It is also calculated that for each cell
the maxim current levels is around 45mA, and a good linear scaling of the device performances
with consideration of the increasing cells range. Thus, the number of the cells in the array can be
chosen according to the required ESD robustness level.
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Figure 6-13 100ns-TLP characterization [51]
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Table 6-5 100ns-TLP maximum current &voltage [51]
Device

Imax (mA/cell)

10x10

49.2

15x15

49.1

20x20

47.0

25x25 (Not failed)

>43.6

6.7.4 SCR
Conventional avalanche breakdown based devices, such as diodes, have been traditionally
considered for enabling protection in high voltage circuit applications. But it is not the optimum
solution for achieving bi-directional target protection requirements in advance BCD processes,
considering the large real-state area required. An alternative to minimizing area consumption is
implementing high conductivity modulation-bi-directional SCR. On the other hand, the SCR’s
holding voltage required for system-level robustness is a challenge in automotive protection
designs.
Fig. 6-14(a) shows the cross-sectional view of a bi-directional SCR. The customization of
the bi-directional trigger and the holding voltage is optimized by considering the different variables
in the device formation. The doping densities in the HVNW and the HVPW regions define the
bidirectional blocking voltage. The holding voltage can be increased by controlling the relative
gain of the bipolar devices. Lower PNP and NPN bipolar gains result in a higher holding voltage.
Adjusting the width of the floating HVNW region can also alter the holding voltage.
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Figure 6-14 (a) Cross-sectional view of bi-directional SCR (b) TLP I-V characteristics of three
SCR with different holding voltage [17, 18, 47, 52-54].
Fig. 6-14(b) depicts the quasi-static I-V characteristics of the bi-directional clamp,
including the corresponding high holding voltage Vh. The measurement was performed using TLP
pulses with a 100 ns pulse width and 2 ns rise time. The devices’ blocking characteristics are
similar, as shown in Fig. 6-14(b), and high dual-polarity blocking voltage I-V characteristics are
obtained. Following the similar structure, the protection clamps are customized accordingly for
each function in the protection architecture described in Fig. 6-5.
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The primary clamp has the largest perimeter with the lowest holding voltage, in the range
of 40V. This large clamp is also slow to respond to a fast transient. The holding voltage is
intentionally designed to be low in order to allow the primary clamp to also protect the smaller
protection clamps upon activation at the very high stress conditions. This clamp is specifically
optimized to sustain the system-level ESD and transients conditions that can occur from the
protected pins (HV VDD and OUT) to GND.
The second-level clamps have a perimeter in the range of 250 μm with the holding voltage
of 60V. The characteristics for this clamp is depicted by the secondary 4 kV HBM Clamp. This
clamp is smaller and faster than the primary clamp. Its function is to provide additional discharge
paths to render the necessary protection against device-level manufacturing and handling stress
conditions that can occur at any pin of the IC, specifically HBM and FICDM. They have a higher
holding voltage than the primary protection clamp, enabling the structure to sustain the stress
without negatively impacting the primary clamp’s ability to protect against the very high systemlevel stress conditions.
The small initial transient voltage impulse (ITVI) secondary clamp shows the highest Vh
in Fig. 6-14(b). The smallest protection clamp is optimized to allow them clamping the overvoltage
only during the initial transition time. In particular, this clamp shunts part of the stress during the
transition in the primary protection clamps, keeping the maximum stress from reaching the core
high voltage devices. It avoids overstressing the core devices beyond their TSOA.
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6.8

Conclusion

Electromagnetic compatibility (EMC), including electrostatics discharge (ESD), electrical
fast transient (EFT), and surge, is a major reliability concern for the electronic components used
in automotive applications. This paper offered an overview on the EMC protection challenges and
solutions of automotive interface networks. The EMC standards including ESD, EFT, surge and
automotive transients were described in details. Parameters including pulses durations, peak
currents, rise times and energy were also covered. Two process technologies with different
isolation methods, JI and SOI, were described and compared. The corresponding advantages and
disadvantages regarding latch-up, leakage current, junction strength, cost and power handling
capability were addressed. Off- and on-chip protection schemes, as well as the on/off co-design,
were also presented. Different high voltage EMC protection devices with varying degrees of area
efficiency and EMC robustness were compared. The devices covered include p/n diode, LDMOS,
PNP BJT, and SCR. This provides fundamental insight and information for researchers and
engineers who have an interest in investigating EMC in IC applications and designing with EMC
robustness.
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CHAPTER 7

SUMMARY AND FUTURE WORK

. The correlation factors of three basic metal line topologies were studied and derived under
the component- and system-level ESD stresses. The metal lines built in the bridging topology are
the most robust under the ESD stresses due to more optimal heat dissipation and less self-heating.
It has been observed that the failure level in ESD pulse time domain is determined by the
integral power of the pulse independent from the pulse shape. The correlation factors for the system
level ESD pulses and TLP current were found to be 0.64~0.81.
Mixed-mode simulation data has demonstrated the adequate temperature distributions for
the failure mechanisms of the metal lines.
The methodology applied in this study can be used for further analysis and optimization of
the ESD protection of backend scheme.
The different failure levels of multi-finger SCRs ESD protection devices under the IEC air
gap and HMM stresses has been studied. It has been demonstrated that the major source of such a
miscorrelation is the non-uniform and non-simultaneous triggering of SCR fingers due to the
different levels of dV/dt effect produced by the fast transient HMM and the slow IEC air gap
discharge pulses. The capability to physically reproduce the nonuniform triggering effect using the
mixed-mode numerical analysis has been presented for the first time in this work. Furthermore, it
has been shown that the TLP test method can experimentally reproduce the multi-finger turn-on
outcome equivalent to that of the IEC air gap discharge stress. This work is relevant and useful to
evaluate the ESD device design toward the issue of multi-finger nonuniform turn-on susceptibility.
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An optimized high robustness bidirectional silicon-controlled rectifier (SCR) fabricated in
a low cost 30 V CDMOS technology was designed to provide ESD/EMI protection of I/O pins in
high speed industrial interface applications. The SCR is designed with reduced overshoot voltage
and leakage current under long term and high temperature. The SCR was also demonstrated to
sustain high level transient stresses with pulse durations ranging from microsecond to millisecond.
Mixed-mode simulation was also undertaken to gain further insight into the physical
characteristics of the device.
It has been shown that to dissipate the surge pulse energy the device requires substantially
different regions and contact allocation than in case of ESD pulse. For ESD time domain the heat
transportation is not critical. Under surge time domain, the thermal boundary condition is critical
and the mutual heating between the silicon and backend cannot be neglected. The contact failure
was caused by both the self-heating and mutual heating from the silicon. The developed TCAD
methodology allows adequate prediction for such effects. In particular, for SCR devices, the major
current is conducted through the Nemitter and Pemitter terminals and thus they generates more
joule heat than the other terminals. It has been shown that simply increasing the contacts cannot
improve the contact robustness and the most efficient way is to add more contacts to Nemitter and
Pemitter terminals.
Electromagnetic compatibility (EMC), including electrostatics discharge (ESD), electrical
fast transient (EFT), and surge, is a major reliability concern for the electronic components used
in automotive applications. This paper offered an overview on the EMC protection challenges and
solutions of automotive interface networks. The EMC standards including ESD, EFT, surge and
automotive transients were described in details. Parameters including pulses durations, peak
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currents, rise times and energy were also covered. Two process technologies with different
isolation methods, JI and SOI, were described and compared. The corresponding advantages and
disadvantages regarding latch-up, leakage current, junction strength, cost and power handling
capability were addressed. Off- and on-chip protection schemes, as well as the on/off co-design,
were also presented. Different high voltage EMC protection devices with varying degrees of area
efficiency and EMC robustness were compared. The devices covered include p/n diode, LDMOS,
PNP BJT, and SCR. This provides fundamental insight and information for researchers and
engineers who have an interest in investigating EMC in IC applications and designing with EMC
robustness.
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